Message ID | 20230526070421.25406-3-quic_kathirav@quicinc.com |
---|---|
State | New |
Headers |
Return-Path: <linux-kernel-owner@vger.kernel.org> Delivered-To: ouuuleilei@gmail.com Received: by 2002:a59:994d:0:b0:3d9:f83d:47d9 with SMTP id k13csp279584vqr; Fri, 26 May 2023 00:11:13 -0700 (PDT) X-Google-Smtp-Source: ACHHUZ4J59YKOd4ecT5tLndkk7GrkbDORcY1Es7IWT7iY0FJeZfitSuPqmfePs0zxgXhQzPB2/wB X-Received: by 2002:a05:6a20:3d83:b0:10e:a8e6:35c5 with SMTP id s3-20020a056a203d8300b0010ea8e635c5mr1158011pzi.59.1685085073514; Fri, 26 May 2023 00:11:13 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1685085073; cv=none; d=google.com; s=arc-20160816; b=kwjC8ub5ddN4uc2REiNblBmQQlkBkg+glVFJmm5ao3uSpDOfG2c44ihIYnDQQDyQB4 WNGzXnRZTHZxw7nZSJZpWmXgGQbGXmKX4lEAi+ruO7pFgvjZftxRQ5bJK3IGIiIq+VeT foBJtorSMiIT+Q6tWlG/Ys38n/dCHWW30reGducaQPaMHvwn4fwUVQb+wJi3l7ZXrDc3 yCD8GhjfHLpkKdB6WxNLmORZZBpLanW+a0eEHEA02FZpfWHrAhxpvcRCXStUcjaatEEQ wZSKJkRHKp88tapcbstGEsJ/n4rHGH4Ad8TBBU7hEyQ/8vRSe1DobwQNMHU/NTclx2Lr CX5g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:dkim-signature; bh=spM8v//k36AK24poUChlK89D4VX3lCDPkbfcyP+7TaA=; b=JqULPH1ohy6MGvwQlng46zvJbvM5hEHeTO+g6MLAkpwFGnDpSMx7EJHfQ1sPZj9XE5 XkBs7BQwqTz1B8forSbAEWRLL1pDoxS2mEYfuSCl+g0y72IJOB30V6mvCLW8XdtfShEg aRSPKMvwJnc0DCrGgJ4TxDPT/MYIt0fM0wTpMM1pJvqAEopM8hR1lGwXdjUlqIJFsSds OmQl1AAbji7J5UFmYg4p7RVrc22+w9z2/bDXRjEGk/xvCViPBzNOxGVRLAthmdL/XE4B S5nnfhfzuLMK07Z8lxGZyvfkE1Qsq8BQNaoE+uMld98+rfcJ+4qrchqrQqtXUn4zyA9U iQjw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcppdkim1 header.b=lsgHHcDG; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id e21-20020aa79815000000b0064d71cbb1ccsi2809091pfl.87.2023.05.26.00.11.01; Fri, 26 May 2023 00:11:13 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcppdkim1 header.b=lsgHHcDG; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S242377AbjEZHFU (ORCPT <rfc822;zhanglyra.2023@gmail.com> + 99 others); Fri, 26 May 2023 03:05:20 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:48960 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S242243AbjEZHFO (ORCPT <rfc822;linux-kernel@vger.kernel.org>); Fri, 26 May 2023 03:05:14 -0400 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id E8B5BFB; Fri, 26 May 2023 00:05:13 -0700 (PDT) Received: from pps.filterd (m0279867.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.17.1.19/8.17.1.19) with ESMTP id 34Q6spGP013493; Fri, 26 May 2023 07:05:10 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h=from : to : cc : subject : date : message-id : in-reply-to : references : mime-version : content-type; s=qcppdkim1; bh=spM8v//k36AK24poUChlK89D4VX3lCDPkbfcyP+7TaA=; b=lsgHHcDGJ/LScB5ynjlxisBjTyjI7G0wvjTvEsl85urM9FmZFOG+ImK33aab1lLtE6VQ y3Y6jeC9qKnTasTXX8vVhksU3cBCbtl23gRvEKtubtOh9fcIXR+2PQRB/ybooW0mtulJ WavjP8rv1eqdrDT5F+kZFZNRNNimBf0J4k7EANu/OFwORO53Xa8CNZBHbO9tWWm0l4yr lCiLdIDuOp8mBiyarCcTYDtb6uUSfUPV9pCBi2ZTSsv0Nuop7hPJ9sa6JnVBel8uOMn6 +6tfKjqKQVZgQk8XwDEqgIG0QjCxKWS+TKjL8PwZveefh5EDccqFssW6oxZZP4/HDHNb Eg== Received: from nalasppmta01.qualcomm.com (Global_NAT1.qualcomm.com [129.46.96.20]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 3qtpsp8639-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Fri, 26 May 2023 07:05:10 +0000 Received: from nalasex01a.na.qualcomm.com (nalasex01a.na.qualcomm.com [10.47.209.196]) by NALASPPMTA01.qualcomm.com (8.17.1.5/8.17.1.5) with ESMTPS id 34Q759wY032664 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Fri, 26 May 2023 07:05:09 GMT Received: from kathirav-linux.qualcomm.com (10.80.80.8) by nalasex01a.na.qualcomm.com (10.47.209.196) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.42; Fri, 26 May 2023 00:05:05 -0700 From: Kathiravan T <quic_kathirav@quicinc.com> To: Andy Gross <agross@kernel.org>, Bjorn Andersson <andersson@kernel.org>, Konrad Dybcio <konrad.dybcio@linaro.org>, Srinivas Kandagatla <srinivas.kandagatla@linaro.org>, Rob Herring <robh+dt@kernel.org>, "Krzysztof Kozlowski" <krzysztof.kozlowski+dt@linaro.org>, Conor Dooley <conor+dt@kernel.org>, <linux-arm-msm@vger.kernel.org>, <devicetree@vger.kernel.org>, <linux-kernel@vger.kernel.org> CC: Kathiravan T <quic_kathirav@quicinc.com> Subject: [PATCH 2/4] arm64: dts: qcom: ipq5332: add QFPROM node Date: Fri, 26 May 2023 12:34:19 +0530 Message-ID: <20230526070421.25406-3-quic_kathirav@quicinc.com> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20230526070421.25406-1-quic_kathirav@quicinc.com> References: <20230526070421.25406-1-quic_kathirav@quicinc.com> MIME-Version: 1.0 Content-Type: text/plain X-Originating-IP: [10.80.80.8] X-ClientProxiedBy: nasanex01b.na.qualcomm.com (10.46.141.250) To nalasex01a.na.qualcomm.com (10.47.209.196) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-ORIG-GUID: tZVWavWWISlLv3uwnt3DUHt8WiY6jmB3 X-Proofpoint-GUID: tZVWavWWISlLv3uwnt3DUHt8WiY6jmB3 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.254,Aquarius:18.0.957,Hydra:6.0.573,FMLib:17.11.176.26 definitions=2023-05-26_01,2023-05-25_03,2023-05-22_02 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 suspectscore=0 spamscore=0 priorityscore=1501 bulkscore=0 impostorscore=0 mlxlogscore=823 lowpriorityscore=0 clxscore=1015 phishscore=0 malwarescore=0 mlxscore=0 adultscore=0 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.12.0-2304280000 definitions=main-2305260059 X-Spam-Status: No, score=-2.8 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_LOW,SPF_HELO_NONE, SPF_PASS,T_SCC_BODY_TEXT_LINE,URIBL_BLOCKED autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: <linux-kernel.vger.kernel.org> X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1766939766336201681?= X-GMAIL-MSGID: =?utf-8?q?1766939766336201681?= |
Series |
Add QFPROM support for few IPQ SoCs
|
|
Commit Message
Kathiravan Thirumoorthy
May 26, 2023, 7:04 a.m. UTC
IPQ5332 has efuse region to determine the various HW quirks. Lets
add the initial support and the individual fuses will be added as they
are required.
Signed-off-by: Kathiravan T <quic_kathirav@quicinc.com>
---
arch/arm64/boot/dts/qcom/ipq5332.dtsi | 7 +++++++
1 file changed, 7 insertions(+)
Comments
On 26.05.2023 09:04, Kathiravan T wrote: > IPQ5332 has efuse region to determine the various HW quirks. Lets > add the initial support and the individual fuses will be added as they > are required. > > Signed-off-by: Kathiravan T <quic_kathirav@quicinc.com> > --- > arch/arm64/boot/dts/qcom/ipq5332.dtsi | 7 +++++++ > 1 file changed, 7 insertions(+) > > diff --git a/arch/arm64/boot/dts/qcom/ipq5332.dtsi b/arch/arm64/boot/dts/qcom/ipq5332.dtsi > index af4d97143bcf..c2d6cc65a323 100644 > --- a/arch/arm64/boot/dts/qcom/ipq5332.dtsi > +++ b/arch/arm64/boot/dts/qcom/ipq5332.dtsi > @@ -135,6 +135,13 @@ > #size-cells = <1>; > ranges = <0 0 0 0xffffffff>; > > + qfprom: efuse@a4000 { > + compatible = "qcom,ipq5332-qfprom", "qcom,qfprom"; > + reg = <0x000a4000 0x721>; That's an odd size. Are you sure this is how long the corrected region is? Konrad > + #address-cells = <1>; > + #size-cells = <1>; > + }; > + > rng: rng@e3000 { > compatible = "qcom,prng-ee"; > reg = <0x000e3000 0x1000>;
On 5/26/2023 2:49 PM, Konrad Dybcio wrote: > > On 26.05.2023 09:04, Kathiravan T wrote: >> IPQ5332 has efuse region to determine the various HW quirks. Lets >> add the initial support and the individual fuses will be added as they >> are required. >> >> Signed-off-by: Kathiravan T <quic_kathirav@quicinc.com> >> --- >> arch/arm64/boot/dts/qcom/ipq5332.dtsi | 7 +++++++ >> 1 file changed, 7 insertions(+) >> >> diff --git a/arch/arm64/boot/dts/qcom/ipq5332.dtsi b/arch/arm64/boot/dts/qcom/ipq5332.dtsi >> index af4d97143bcf..c2d6cc65a323 100644 >> --- a/arch/arm64/boot/dts/qcom/ipq5332.dtsi >> +++ b/arch/arm64/boot/dts/qcom/ipq5332.dtsi >> @@ -135,6 +135,13 @@ >> #size-cells = <1>; >> ranges = <0 0 0 0xffffffff>; >> >> + qfprom: efuse@a4000 { >> + compatible = "qcom,ipq5332-qfprom", "qcom,qfprom"; >> + reg = <0x000a4000 0x721>; > That's an odd size. Are you sure this is how long the corrected region is? Yes, As per the HW document, this is the size. > > Konrad >> + #address-cells = <1>; >> + #size-cells = <1>; >> + }; >> + >> rng: rng@e3000 { >> compatible = "qcom,prng-ee"; >> reg = <0x000e3000 0x1000>;
On 26.05.2023 12:24, Kathiravan T wrote: > > On 5/26/2023 2:49 PM, Konrad Dybcio wrote: >> >> On 26.05.2023 09:04, Kathiravan T wrote: >>> IPQ5332 has efuse region to determine the various HW quirks. Lets >>> add the initial support and the individual fuses will be added as they >>> are required. >>> >>> Signed-off-by: Kathiravan T <quic_kathirav@quicinc.com> >>> --- >>> arch/arm64/boot/dts/qcom/ipq5332.dtsi | 7 +++++++ >>> 1 file changed, 7 insertions(+) >>> >>> diff --git a/arch/arm64/boot/dts/qcom/ipq5332.dtsi b/arch/arm64/boot/dts/qcom/ipq5332.dtsi >>> index af4d97143bcf..c2d6cc65a323 100644 >>> --- a/arch/arm64/boot/dts/qcom/ipq5332.dtsi >>> +++ b/arch/arm64/boot/dts/qcom/ipq5332.dtsi >>> @@ -135,6 +135,13 @@ >>> #size-cells = <1>; >>> ranges = <0 0 0 0xffffffff>; >>> + qfprom: efuse@a4000 { >>> + compatible = "qcom,ipq5332-qfprom", "qcom,qfprom"; >>> + reg = <0x000a4000 0x721>; >> That's an odd size. Are you sure this is how long the corrected region is? > > > Yes, As per the HW document, this is the size. OK thanks for confirming Reviewed-by: Konrad Dybcio <konrad.dybcio@linaro.org> Konrad > > >> >> Konrad >>> + #address-cells = <1>; >>> + #size-cells = <1>; >>> + }; >>> + >>> rng: rng@e3000 { >>> compatible = "qcom,prng-ee"; >>> reg = <0x000e3000 0x1000>;
diff --git a/arch/arm64/boot/dts/qcom/ipq5332.dtsi b/arch/arm64/boot/dts/qcom/ipq5332.dtsi index af4d97143bcf..c2d6cc65a323 100644 --- a/arch/arm64/boot/dts/qcom/ipq5332.dtsi +++ b/arch/arm64/boot/dts/qcom/ipq5332.dtsi @@ -135,6 +135,13 @@ #size-cells = <1>; ranges = <0 0 0 0xffffffff>; + qfprom: efuse@a4000 { + compatible = "qcom,ipq5332-qfprom", "qcom,qfprom"; + reg = <0x000a4000 0x721>; + #address-cells = <1>; + #size-cells = <1>; + }; + rng: rng@e3000 { compatible = "qcom,prng-ee"; reg = <0x000e3000 0x1000>;