From patchwork Wed May 24 14:06:56 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Taniya Das X-Patchwork-Id: 98519 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a59:b0ea:0:b0:3b6:4342:cba0 with SMTP id b10csp2882657vqo; Wed, 24 May 2023 07:17:03 -0700 (PDT) X-Google-Smtp-Source: ACHHUZ6ZzesIM8NGWqK/fBImOJmVWRRpKTjt/aJ4RA9QAW4n/tQBh37ao6ACUL+EyvwU5BcKZ11h X-Received: by 2002:a17:90a:70ce:b0:255:4f4c:368 with SMTP id a14-20020a17090a70ce00b002554f4c0368mr10039689pjm.27.1684937822976; Wed, 24 May 2023 07:17:02 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1684937822; cv=none; d=google.com; s=arc-20160816; b=TyZdzrGpAjgWXr7YMUZcU4ijfTwb88q8pAimr9BagiAav9gRBr+t/V3kqxbSausPIY 26hN8ogyltNWEAGnmAACnHltsPtEySM37lFbSsWk16IQV9VlXxZrrwb3qk9EaGLJkOTo rKJCXVMHzxTr+7uDlQFor3H8vEGwEh8Odd/7FqDMEH1VQc4+03N9epS+GVBQpzXzyvGO YojVO7MG9jp2IWYMxuHsZxJ5VEh8GVkjjHfAOaRaCRyTQVymNumf3sWSjOlqrnh0O0Q/ XJMhLmF8wQdpQd98LRTxi85SrX/Oed8S643mborfyu9NlLCxk4zRJfUs3/w/Bwhiwz9r Di2w== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:dkim-signature; bh=IiWgxrw+DsmnbsHRWht4wn5W6abzsdX5Av7pdhDTV6o=; b=kqkoimq0RRPGFAVPN4Fh6AG6KItTMEwW8mI1yprnWzLYAZ48Ho4aG2JQK9L6wkNLN0 oa4ohFNA0y/RivwhJwSg0hnZ5bnvMivnkfQw7723ki03FUQQDA+NgAKUEjxIpC8FyiHa b6vTKVqLR4No0azX/yOK9ZXiIEs0c/Dhg0DfG7qVxoB/b9VXmup4g+TiuiNV0EDCy/XI ZD89GKEisVwD92zbuLN6Aag0MtQV01lNFmp59ANP0VVYcBPl9qWqZ0yNY3pl3rSEqBQY Etm4ub3UmEGd12nxdOmVVI9Txg9A/Z2/7W065s8vf2yCSDyw+V1KqOZE73Iz7aEupEKy 5sEw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcppdkim1 header.b=jPs8UZLt; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id mh7-20020a17090b4ac700b002536f332d07si1496703pjb.149.2023.05.24.07.16.48; Wed, 24 May 2023 07:17:02 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcppdkim1 header.b=jPs8UZLt; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S235823AbjEXOHj (ORCPT + 99 others); Wed, 24 May 2023 10:07:39 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:47810 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S235833AbjEXOHe (ORCPT ); Wed, 24 May 2023 10:07:34 -0400 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id E903312F; Wed, 24 May 2023 07:07:31 -0700 (PDT) Received: from pps.filterd (m0279863.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.17.1.19/8.17.1.19) with ESMTP id 34ODK3KB007487; Wed, 24 May 2023 14:07:28 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h=from : to : cc : subject : date : message-id : in-reply-to : references : mime-version : content-type; s=qcppdkim1; bh=IiWgxrw+DsmnbsHRWht4wn5W6abzsdX5Av7pdhDTV6o=; b=jPs8UZLt55Hk16ctxhVQQGg3eHmVFwNs6DcAc4+bh+FzuBM8OeFHAP5tdVl+V95nMUDy I8KoyAcTyFgXqMVPDT5SlTVwjMSdU2mP7T5S/uo1Jn5VoOhJ/x3tsiyWe3hMpu1siu5P p6g58livsdXd+v/i3y80Y9DOcwX3c9dMfghODTO3lEHsgMfWM9VMcN5L16IDJ7hn83xS +qkrN7OInCOjjbx7RY846fpYm8SwbO0Y6MKs/caK3LpsXuBFRpN/wTDe0xK7hIOTgfGF dFHT4Nehb/n45sDfpBXYio80SreL2HgfLMrpibWFTCPfNeiFi0DEMZxz3DC2s788YEjO 6A== Received: from nalasppmta01.qualcomm.com (Global_NAT1.qualcomm.com [129.46.96.20]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 3qscpms1ct-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Wed, 24 May 2023 14:07:28 +0000 Received: from nalasex01a.na.qualcomm.com (nalasex01a.na.qualcomm.com [10.47.209.196]) by NALASPPMTA01.qualcomm.com (8.17.1.5/8.17.1.5) with ESMTPS id 34OE7R32008889 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Wed, 24 May 2023 14:07:27 GMT Received: from hu-tdas-hyd.qualcomm.com (10.80.80.8) by nalasex01a.na.qualcomm.com (10.47.209.196) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.42; Wed, 24 May 2023 07:07:23 -0700 From: Taniya Das To: Bjorn Andersson , Michael Turquette , Stephen Boyd , Rob Herring , Krzysztof Kozlowski , Conor Dooley CC: Konrad Dybcio , , , , , Taniya Das , , , Subject: [PATCH V5 3/3] arm64: dts: qcom: sm8450: Add video clock controller Date: Wed, 24 May 2023 19:36:56 +0530 Message-ID: <20230524140656.7076-4-quic_tdas@quicinc.com> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20230524140656.7076-1-quic_tdas@quicinc.com> References: <20230524140656.7076-1-quic_tdas@quicinc.com> MIME-Version: 1.0 X-Originating-IP: [10.80.80.8] X-ClientProxiedBy: nasanex01b.na.qualcomm.com (10.46.141.250) To nalasex01a.na.qualcomm.com (10.47.209.196) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-ORIG-GUID: dTYX7K3DQsSAzGke1PENKLZsihxqonQj X-Proofpoint-GUID: dTYX7K3DQsSAzGke1PENKLZsihxqonQj X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.254,Aquarius:18.0.957,Hydra:6.0.573,FMLib:17.11.176.26 definitions=2023-05-24_09,2023-05-24_01,2023-05-22_02 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 impostorscore=0 mlxlogscore=999 clxscore=1015 priorityscore=1501 adultscore=0 malwarescore=0 bulkscore=0 spamscore=0 suspectscore=0 mlxscore=0 phishscore=0 lowpriorityscore=0 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.12.0-2304280000 definitions=main-2305240115 X-Spam-Status: No, score=-2.8 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_LOW,SPF_HELO_NONE, SPF_PASS,T_SCC_BODY_TEXT_LINE autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1766785362668808863?= X-GMAIL-MSGID: =?utf-8?q?1766785362668808863?= Add device node for video clock controller on Qualcomm SM8450 platform. Signed-off-by: Taniya Das --- Changes since V4: - Sort the DT node by unit address. - include videocc header. Changes since V3: - None. Changes since V2: - No changes. Changes since V1: - No changes. arch/arm64/boot/dts/qcom/sm8450.dtsi | 13 +++++++++++++ 1 file changed, 13 insertions(+) -- 2.17.1 diff --git a/arch/arm64/boot/dts/qcom/sm8450.dtsi b/arch/arm64/boot/dts/qcom/sm8450.dtsi index 595533aeafc4..8bc6d1498b57 100644 --- a/arch/arm64/boot/dts/qcom/sm8450.dtsi +++ b/arch/arm64/boot/dts/qcom/sm8450.dtsi @@ -8,6 +8,7 @@ #include #include #include +#include #include #include #include @@ -2572,6 +2573,18 @@ }; }; + videocc: clock-controller@aaf0000 { + compatible = "qcom,sm8450-videocc"; + reg = <0 0x0aaf0000 0 0x10000>; + clocks = <&rpmhcc RPMH_CXO_CLK>, + <&gcc GCC_VIDEO_AHB_CLK>; + power-domains = <&rpmhpd SM8450_MMCX>; + required-opps = <&rpmhpd_opp_low_svs>; + #clock-cells = <1>; + #reset-cells = <1>; + #power-domain-cells = <1>; + }; + cci0: cci@ac15000 { compatible = "qcom,sm8450-cci", "qcom,msm8996-cci"; reg = <0 0x0ac15000 0 0x1000>;