Message ID | 20230524133918.1439516-8-olivier.moysan@foss.st.com |
---|---|
State | New |
Headers |
Return-Path: <linux-kernel-owner@vger.kernel.org> Delivered-To: ouuuleilei@gmail.com Received: by 2002:a59:b0ea:0:b0:3b6:4342:cba0 with SMTP id b10csp2879360vqo; Wed, 24 May 2023 07:12:48 -0700 (PDT) X-Google-Smtp-Source: ACHHUZ6lR1Vgk2hKbj7Bgz8snjo26vPYBAMkhmoUydY6oGHhgNT3h2Gz4k41aUMssLAMUeLu5Mw3 X-Received: by 2002:a05:6a20:3d8b:b0:103:7b36:f21 with SMTP id s11-20020a056a203d8b00b001037b360f21mr20119359pzi.21.1684937568672; Wed, 24 May 2023 07:12:48 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1684937568; cv=none; d=google.com; s=arc-20160816; b=w3sr/qdDNWp4eLr3urbE3LiMHC/lXuMAF+65QruVej5zduDCFvlUTjLfP239ceqOEM E3YMr8LQWLkCC8OIFJUQJIrmvSLkcNvJZkTFL8BsDvWcpLHysU29SPzHsUTQG4clufnv 79TGi7zPDF4hzSh/CrAs2tQQLNSfUsMQFdfPLLoCwVZDScO+r6WBfnu+fYz1ZDAgTBB4 GTqIztgmxgBcNUrKT8L5T0pYU2GGHGwkdrXGxz0+KpXRJ5nw0GdplyN2n9aULMoQhx6G q+Ptus5rq+fIVkHAucyK71zGRI8hkTjfOuH4t6LvzRKqJ5xfDs3TRKl7CKz0FMiZCPul dS2w== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=R65kAiFBwFlbJ1i90X8uxO7VwNFCvDFlboVO+PjmHGY=; b=dx5s+mOo+nW7wR1zh+Khfjs5HsvBQ+5Y0x4BaUS5pqUtjNJ5DQ1cu11qtJAigEfbc8 GK9rijid/kLhb8+uLleTL3kxXf0AK9iV0e2eDo2HvZ36L0yQTHLAEvGXJ9o5QQE/0TBg thsdZCrZ+ZcgITnL2J2DO76S2rGUP85ONlBADiTvvkynL7m0yBzBPUbazIELk31z6xx+ MlPMHS5nXHvyJxGAMDWhFvMjqi25HxmvpSIYbGV5bKfBWXPkgduESRQJnK2DD64zpCh5 B3MaSQU24Ct6KVOPTMXDgmq3/9xnuFF0IO6ptNwRjGgWfXCnzCs+rXge2O1wdmFupRRA NYyA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@foss.st.com header.s=selector1 header.b=wn5A4SN5; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=foss.st.com Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id j124-20020a636e82000000b0053b928deb7asi2675948pgc.344.2023.05.24.07.12.35; Wed, 24 May 2023 07:12:48 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@foss.st.com header.s=selector1 header.b=wn5A4SN5; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=foss.st.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S235207AbjEXNmB (ORCPT <rfc822;ahmedalshaiji.dev@gmail.com> + 99 others); Wed, 24 May 2023 09:42:01 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:37548 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S235475AbjEXNlv (ORCPT <rfc822;linux-kernel@vger.kernel.org>); Wed, 24 May 2023 09:41:51 -0400 Received: from mx07-00178001.pphosted.com (mx08-00178001.pphosted.com [91.207.212.93]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 4156C195; Wed, 24 May 2023 06:41:31 -0700 (PDT) Received: from pps.filterd (m0046660.ppops.net [127.0.0.1]) by mx07-00178001.pphosted.com (8.17.1.19/8.17.1.19) with ESMTP id 34ODABHs017492; Wed, 24 May 2023 15:40:55 +0200 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=foss.st.com; h=from : to : cc : subject : date : message-id : in-reply-to : references : mime-version : content-transfer-encoding : content-type; s=selector1; bh=R65kAiFBwFlbJ1i90X8uxO7VwNFCvDFlboVO+PjmHGY=; b=wn5A4SN5ZzUd4ND9wvgmiYyf/4STGsNAPMIZW5DZG5yLcw0MB26vQI8WzEoEIRjFfGj1 jwzoMtl8gcPq2WCCFp/z2tJMvsDt5Q13K7HyP0JBCwScvEdBHWT3U0EMbx6FyieHvyiT rEdRxdLgfcmygalzNqkl1npZrGMICnvJlzfevMUSxWtBtXVhOJiInZxLYY1EmNjJkfPu VwgjfnK8KFUjKb8akPt3npsjS3WAT0wA3dikFXdkr+BO+Rq21XnSSZc26mfzuDjiHcpd MaKemfD6a+onRXqY1Ff4b40HdUC92BwOmzaOJsF1mIRI9n0W+yPj/G6fxVFoPvRgfE+C yA== Received: from beta.dmz-eu.st.com (beta.dmz-eu.st.com [164.129.1.35]) by mx07-00178001.pphosted.com (PPS) with ESMTPS id 3qrspnsaqg-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Wed, 24 May 2023 15:40:55 +0200 Received: from euls16034.sgp.st.com (euls16034.sgp.st.com [10.75.44.20]) by beta.dmz-eu.st.com (STMicroelectronics) with ESMTP id AB64810002A; Wed, 24 May 2023 15:40:54 +0200 (CEST) Received: from Webmail-eu.st.com (shfdag1node1.st.com [10.75.129.69]) by euls16034.sgp.st.com (STMicroelectronics) with ESMTP id A3173229A88; Wed, 24 May 2023 15:40:54 +0200 (CEST) Received: from localhost (10.252.20.36) by SHFDAG1NODE1.st.com (10.75.129.69) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.21; Wed, 24 May 2023 15:40:54 +0200 From: Olivier Moysan <olivier.moysan@foss.st.com> To: Marek Vasut <marex@denx.de>, Rob Herring <robh+dt@kernel.org>, Krzysztof Kozlowski <krzysztof.kozlowski+dt@linaro.org>, Conor Dooley <conor+dt@kernel.org>, Maxime Coquelin <mcoquelin.stm32@gmail.com>, Alexandre Torgue <alexandre.torgue@foss.st.com> CC: Olivier Moysan <olivier.moysan@foss.st.com>, <kernel@dh-electronics.com>, <devicetree@vger.kernel.org>, <linux-stm32@st-md-mailman.stormreply.com>, <linux-arm-kernel@lists.infradead.org>, <linux-kernel@vger.kernel.org> Subject: [PATCH 7/8] ARM: dts: stm32: adopt generic iio bindings for adc channels on dhcor-drc Date: Wed, 24 May 2023 15:39:16 +0200 Message-ID: <20230524133918.1439516-8-olivier.moysan@foss.st.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20230524133918.1439516-1-olivier.moysan@foss.st.com> References: <20230524133918.1439516-1-olivier.moysan@foss.st.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Content-Type: text/plain X-Originating-IP: [10.252.20.36] X-ClientProxiedBy: EQNCAS1NODE4.st.com (10.75.129.82) To SHFDAG1NODE1.st.com (10.75.129.69) X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.205,Aquarius:18.0.957,Hydra:6.0.573,FMLib:17.11.176.26 definitions=2023-05-24_09,2023-05-24_01,2023-05-22_02 X-Spam-Status: No, score=-2.7 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,RCVD_IN_DNSWL_LOW,SPF_HELO_NONE,SPF_PASS, T_SCC_BODY_TEXT_LINE autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: <linux-kernel.vger.kernel.org> X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1766784785642592884?= X-GMAIL-MSGID: =?utf-8?q?1766785096068416419?= |
Series |
ARM: dts: stm32: add adc internal channels on stm32mp15
|
|
Commit Message
Olivier MOYSAN
May 24, 2023, 1:39 p.m. UTC
Use STM32 ADC generic bindings instead of legacy bindings on
DHCOR DRC Compact board.
The STM32 ADC specific binding to declare channels has been deprecated,
hence adopt the generic IIO channels bindings, instead.
The STM32MP151 device tree now exposes internal channels using the
generic binding. This makes the change mandatory here to avoid a mixed
use of legacy and generic binding, which is not supported by the driver.
Signed-off-by: Olivier Moysan <olivier.moysan@foss.st.com>
---
.../dts/stm32mp15xx-dhcor-drc-compact.dtsi | 28 ++++++++++++++++---
1 file changed, 24 insertions(+), 4 deletions(-)
Comments
Hi Marek, On 5/24/23 15:54, Marek Vasut wrote: > On 5/24/23 15:39, Olivier Moysan wrote: >> Use STM32 ADC generic bindings instead of legacy bindings on >> DHCOR DRC Compact board. >> >> The STM32 ADC specific binding to declare channels has been deprecated, >> hence adopt the generic IIO channels bindings, instead. >> The STM32MP151 device tree now exposes internal channels using the >> generic binding. This makes the change mandatory here to avoid a mixed >> use of legacy and generic binding, which is not supported by the driver. >> >> Signed-off-by: Olivier Moysan <olivier.moysan@foss.st.com> >> --- >> .../dts/stm32mp15xx-dhcor-drc-compact.dtsi | 28 ++++++++++++++++--- >> 1 file changed, 24 insertions(+), 4 deletions(-) >> >> diff --git a/arch/arm/boot/dts/stm32mp15xx-dhcor-drc-compact.dtsi >> b/arch/arm/boot/dts/stm32mp15xx-dhcor-drc-compact.dtsi >> index 39af79dc654c..92d906bfd5d7 100644 >> --- a/arch/arm/boot/dts/stm32mp15xx-dhcor-drc-compact.dtsi >> +++ b/arch/arm/boot/dts/stm32mp15xx-dhcor-drc-compact.dtsi >> @@ -57,15 +57,35 @@ &adc { /* X11 ADC inputs */ >> status = "okay"; >> adc1: adc@0 { > > > I sent similar patch recently too: > > [PATCH] ARM: dts: stm32: Update to generic ADC channel binding on DHSOM > systems > > But I needed to add #address-cells/#size-cells here and to adc@100, > otherwise DTB checker was complaining . Did you run DTB check and was it > OK on your side ? The first patch in this serie adds the #address-cells/#size-cells to the SoC DT. So, there is no need to add them later in the board DT. I can send a v2 with your patch (after removing the cells properties from the patch). Having all the patches in the same serie, will help avoiding sequencing problems. Do you agree with this ? BRs Olivier > >> - st,adc-channels = <0 1 6>; >> - st,min-sample-time-nsecs = <5000>; >> status = "okay"; >> + channel@0 { >> + reg = <0>; >> + st,min-sample-time-ns = <5000>; >> + }; >> + channel@1 { >> + reg = <1>; >> + st,min-sample-time-ns = <5000>; >> + }; >> + channel@6 { >> + reg = <6>; >> + st,min-sample-time-ns = <5000>; >> + }; >> }; > > [...]
Marek, Olivier On 5/24/23 17:39, Olivier MOYSAN wrote: > Hi Marek, > > On 5/24/23 15:54, Marek Vasut wrote: >> On 5/24/23 15:39, Olivier Moysan wrote: >>> Use STM32 ADC generic bindings instead of legacy bindings on >>> DHCOR DRC Compact board. >>> >>> The STM32 ADC specific binding to declare channels has been deprecated, >>> hence adopt the generic IIO channels bindings, instead. >>> The STM32MP151 device tree now exposes internal channels using the >>> generic binding. This makes the change mandatory here to avoid a mixed >>> use of legacy and generic binding, which is not supported by the driver. >>> >>> Signed-off-by: Olivier Moysan <olivier.moysan@foss.st.com> >>> --- >>> .../dts/stm32mp15xx-dhcor-drc-compact.dtsi | 28 ++++++++++++++++--- >>> 1 file changed, 24 insertions(+), 4 deletions(-) >>> >>> diff --git a/arch/arm/boot/dts/stm32mp15xx-dhcor-drc-compact.dtsi >>> b/arch/arm/boot/dts/stm32mp15xx-dhcor-drc-compact.dtsi >>> index 39af79dc654c..92d906bfd5d7 100644 >>> --- a/arch/arm/boot/dts/stm32mp15xx-dhcor-drc-compact.dtsi >>> +++ b/arch/arm/boot/dts/stm32mp15xx-dhcor-drc-compact.dtsi >>> @@ -57,15 +57,35 @@ &adc { /* X11 ADC inputs */ >>> status = "okay"; >>> adc1: adc@0 { >> >> >> I sent similar patch recently too: >> >> [PATCH] ARM: dts: stm32: Update to generic ADC channel binding on >> DHSOM systems >> >> But I needed to add #address-cells/#size-cells here and to adc@100, >> otherwise DTB checker was complaining . Did you run DTB check and was >> it OK on your side ? > > The first patch in this serie adds the #address-cells/#size-cells to the > SoC DT. So, there is no need to add them later in the board DT. > > I can send a v2 with your patch (after removing the cells properties > from the patch). Having all the patches in the same serie, will help > avoiding sequencing problems. > > Do you agree with this ? What is the status of this patch ? Marek, I would prefer to take all ADC updates in this series if you agree. Alex > > BRs > Olivier > >> >>> - st,adc-channels = <0 1 6>; >>> - st,min-sample-time-nsecs = <5000>; >>> status = "okay"; >>> + channel@0 { >>> + reg = <0>; >>> + st,min-sample-time-ns = <5000>; >>> + }; >>> + channel@1 { >>> + reg = <1>; >>> + st,min-sample-time-ns = <5000>; >>> + }; >>> + channel@6 { >>> + reg = <6>; >>> + st,min-sample-time-ns = <5000>; >>> + }; >>> }; >> >> [...]
On 5/30/23 09:59, Alexandre TORGUE wrote: > Marek, Olivier > > On 5/24/23 17:39, Olivier MOYSAN wrote: >> Hi Marek, >> >> On 5/24/23 15:54, Marek Vasut wrote: >>> On 5/24/23 15:39, Olivier Moysan wrote: >>>> Use STM32 ADC generic bindings instead of legacy bindings on >>>> DHCOR DRC Compact board. >>>> >>>> The STM32 ADC specific binding to declare channels has been deprecated, >>>> hence adopt the generic IIO channels bindings, instead. >>>> The STM32MP151 device tree now exposes internal channels using the >>>> generic binding. This makes the change mandatory here to avoid a mixed >>>> use of legacy and generic binding, which is not supported by the >>>> driver. >>>> >>>> Signed-off-by: Olivier Moysan <olivier.moysan@foss.st.com> >>>> --- >>>> .../dts/stm32mp15xx-dhcor-drc-compact.dtsi | 28 >>>> ++++++++++++++++--- >>>> 1 file changed, 24 insertions(+), 4 deletions(-) >>>> >>>> diff --git a/arch/arm/boot/dts/stm32mp15xx-dhcor-drc-compact.dtsi >>>> b/arch/arm/boot/dts/stm32mp15xx-dhcor-drc-compact.dtsi >>>> index 39af79dc654c..92d906bfd5d7 100644 >>>> --- a/arch/arm/boot/dts/stm32mp15xx-dhcor-drc-compact.dtsi >>>> +++ b/arch/arm/boot/dts/stm32mp15xx-dhcor-drc-compact.dtsi >>>> @@ -57,15 +57,35 @@ &adc { /* X11 ADC inputs */ >>>> status = "okay"; >>>> adc1: adc@0 { >>> >>> >>> I sent similar patch recently too: >>> >>> [PATCH] ARM: dts: stm32: Update to generic ADC channel binding on >>> DHSOM systems >>> >>> But I needed to add #address-cells/#size-cells here and to adc@100, >>> otherwise DTB checker was complaining . Did you run DTB check and was >>> it OK on your side ? >> >> The first patch in this serie adds the #address-cells/#size-cells to >> the SoC DT. So, there is no need to add them later in the board DT. >> >> I can send a v2 with your patch (after removing the cells properties >> from the patch). Having all the patches in the same serie, will help >> avoiding sequencing problems. >> >> Do you agree with this ? > > What is the status of this patch ? > > Marek, I would prefer to take all ADC updates in this series if you agree. I missed the reply from Olivier, sorry. Please pick the whole thing.
diff --git a/arch/arm/boot/dts/stm32mp15xx-dhcor-drc-compact.dtsi b/arch/arm/boot/dts/stm32mp15xx-dhcor-drc-compact.dtsi index 39af79dc654c..92d906bfd5d7 100644 --- a/arch/arm/boot/dts/stm32mp15xx-dhcor-drc-compact.dtsi +++ b/arch/arm/boot/dts/stm32mp15xx-dhcor-drc-compact.dtsi @@ -57,15 +57,35 @@ &adc { /* X11 ADC inputs */ status = "okay"; adc1: adc@0 { - st,adc-channels = <0 1 6>; - st,min-sample-time-nsecs = <5000>; status = "okay"; + channel@0 { + reg = <0>; + st,min-sample-time-ns = <5000>; + }; + channel@1 { + reg = <1>; + st,min-sample-time-ns = <5000>; + }; + channel@6 { + reg = <6>; + st,min-sample-time-ns = <5000>; + }; }; adc2: adc@100 { - st,adc-channels = <0 1 2>; - st,min-sample-time-nsecs = <5000>; status = "okay"; + channel@0 { + reg = <0>; + st,min-sample-time-ns = <5000>; + }; + channel@1 { + reg = <1>; + st,min-sample-time-ns = <5000>; + }; + channel@2 { + reg = <2>; + st,min-sample-time-ns = <5000>; + }; }; };