Message ID | 20230523010348.63043-1-quic_bjorande@quicinc.com |
---|---|
State | New |
Headers |
Return-Path: <linux-kernel-owner@vger.kernel.org> Delivered-To: ouuuleilei@gmail.com Received: by 2002:a59:b0ea:0:b0:3b6:4342:cba0 with SMTP id b10csp1823037vqo; Mon, 22 May 2023 18:18:34 -0700 (PDT) X-Google-Smtp-Source: ACHHUZ6O3BnWLZ+kbRW+xOUnnjM0gJDZIvIakCvWOO2lBNapJ/MdjHCM301qIzA8D9VTxpLdvLvR X-Received: by 2002:a05:6a20:7fa1:b0:104:873:c3b5 with SMTP id d33-20020a056a207fa100b001040873c3b5mr13114047pzj.44.1684804713759; Mon, 22 May 2023 18:18:33 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1684804713; cv=none; d=google.com; s=arc-20160816; b=yOUB4+WOSKjIP3qsD8He2GEnpKS50HJx/vLVh0eEX/aVqkhke6EjkoJrl4lT0vkd8N JNkdMTea6oPDr2+yYpSoL4LgVepV2+HO1Ouwaerq0B2ZjSwpAMrqUDDleneq60oQ1YU7 +uL5ramwm9OaxlB6+OG5nks0r8np+9iASjww+im6yu2iv/bDvRsxWRhhEXuVI15SJvsk kUAbO9V90qBadEObI2UNr3YvfEi7QKXiE7yuBtxmRvEvQl4ZeBHX1JGZjJOM2/x+RzTT J207O54m1HRU3pAMZKjZgYiXaavszGLJc64j0uMshgFILK01JJmH2Y32vQrtbJstGdXH f0+A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from:dkim-signature; bh=YNAtIfDbyTq6AP77FsP0kMRe9wGnFsveU/DMFC4Q6s0=; b=yAoeF/1/JBzA2hitl3G5ci9FHzSf16T5KWoVytD5lRpwwCv8tmPNJRBmSVLiBogst/ WS+aFUZxCJuMCe3gTeQLXNFXBhn99pdV1LZYb3DXjXvHS45gYviErTkhk3GcNQE6uFbl KeRwY8x2YAsTAS8YNpDF+wfJb+pm1occ/d2y299ydlOFQjokMQJo7ozdfGJw5MVKOl/7 dIDzuNYc2wUuvD+dXuz2TdbueHXLSIF8O2FYpLdtUZqf0Hl2zLgzMAeQw96qLBPQfn56 WUmw8J3ig5ANgFSyJY9dGcClJm4xpmj2h+Sgx/v0AenEsnouX5x1tlbOIKJT1xXddKSF wABg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcppdkim1 header.b=fYj0TVAd; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id j8-20020a63b608000000b0052c844f06c1si1198309pgf.460.2023.05.22.18.18.20; Mon, 22 May 2023 18:18:33 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcppdkim1 header.b=fYj0TVAd; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S229559AbjEWBFY (ORCPT <rfc822;ahmedalshaiji.dev@gmail.com> + 99 others); Mon, 22 May 2023 21:05:24 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:59708 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S234633AbjEWBFC (ORCPT <rfc822;linux-kernel@vger.kernel.org>); Mon, 22 May 2023 21:05:02 -0400 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 0635B10D4; Mon, 22 May 2023 18:04:25 -0700 (PDT) Received: from pps.filterd (m0279873.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.17.1.19/8.17.1.19) with ESMTP id 34N0odbw014000; Tue, 23 May 2023 01:03:55 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h=from : to : cc : subject : date : message-id : mime-version : content-transfer-encoding : content-type; s=qcppdkim1; bh=YNAtIfDbyTq6AP77FsP0kMRe9wGnFsveU/DMFC4Q6s0=; b=fYj0TVAdfL80H4ngLGecWIet0soiXnwoRbBWa73jTs2AVckLW3kFy8k6tSwOk79SEBcl xkNQnVEDK17+lm5vjahNxuTdWXL3OUyzPKjJ0PertfUxvIEIuvocnD8bupWhhY8WUff8 wFLB9CrxCFut4aqj6TOIU3/dj35lSWpP/os4hytt3hzT+UUvFq1DEd/CGg3lDFIKD/CY RnmFdG5vQXSRDo145UARKrgsaksAwFESSk1kzT5uHhP5ts/rEjT270oVDSRPiDYt2YVS 4NkDzDZv006ysDFqlzPOrb5HfRzj1fOOYaKbjjc2FwsK5AP2NyVLbT3UM2CETSRHLZU1 tg== Received: from nalasppmta05.qualcomm.com (Global_NAT1.qualcomm.com [129.46.96.20]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 3qr4wh1v1k-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Tue, 23 May 2023 01:03:55 +0000 Received: from nalasex01c.na.qualcomm.com (nalasex01c.na.qualcomm.com [10.47.97.35]) by NALASPPMTA05.qualcomm.com (8.17.1.5/8.17.1.5) with ESMTPS id 34N13sB9005759 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Tue, 23 May 2023 01:03:54 GMT Received: from hu-bjorande-lv.qualcomm.com (10.49.16.6) by nalasex01c.na.qualcomm.com (10.47.97.35) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.42; Mon, 22 May 2023 18:03:54 -0700 From: Bjorn Andersson <quic_bjorande@quicinc.com> To: Bjorn Andersson <andersson@kernel.org>, Konrad Dybcio <konrad.dybcio@linaro.org>, Rob Herring <robh+dt@kernel.org>, Krzysztof Kozlowski <krzysztof.kozlowski+dt@linaro.org>, Conor Dooley <conor+dt@kernel.org> CC: Michael Turquette <mturquette@baylibre.com>, Stephen Boyd <sboyd@kernel.org>, Taniya Das <tdas@codeaurora.org>, <linux-arm-msm@vger.kernel.org>, <linux-clk@vger.kernel.org>, <devicetree@vger.kernel.org>, <linux-kernel@vger.kernel.org> Subject: [PATCH] dt-bindings: clock: qcom: Accept power-domains for GPUCC Date: Mon, 22 May 2023 18:03:48 -0700 Message-ID: <20230523010348.63043-1-quic_bjorande@quicinc.com> X-Mailer: git-send-email 2.25.1 MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Content-Type: text/plain X-Originating-IP: [10.49.16.6] X-ClientProxiedBy: nalasex01c.na.qualcomm.com (10.47.97.35) To nalasex01c.na.qualcomm.com (10.47.97.35) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-ORIG-GUID: yLzrEIwm5T_FBzc6lJAZBYpMbWjWvuOC X-Proofpoint-GUID: yLzrEIwm5T_FBzc6lJAZBYpMbWjWvuOC X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.254,Aquarius:18.0.957,Hydra:6.0.573,FMLib:17.11.176.26 definitions=2023-05-22_18,2023-05-22_03,2023-05-22_02 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 spamscore=0 clxscore=1011 priorityscore=1501 malwarescore=0 mlxscore=0 suspectscore=0 bulkscore=0 mlxlogscore=999 impostorscore=0 adultscore=0 phishscore=0 lowpriorityscore=0 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.12.0-2304280000 definitions=main-2305230006 X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_MSPIKE_H2,SPF_HELO_NONE, SPF_PASS,T_SCC_BODY_TEXT_LINE,URIBL_BLOCKED autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: <linux-kernel.vger.kernel.org> X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1766645787407372114?= X-GMAIL-MSGID: =?utf-8?q?1766645787407372114?= |
Series |
dt-bindings: clock: qcom: Accept power-domains for GPUCC
|
|
Commit Message
Bjorn Andersson
May 23, 2023, 1:03 a.m. UTC
In many designs the power-domains provided by the GPU clock controller
are powered by some GFX rail, add power-domains as a valid property to
allow this to be specified.
Signed-off-by: Bjorn Andersson <quic_bjorande@quicinc.com>
---
Documentation/devicetree/bindings/clock/qcom,gpucc.yaml | 3 +++
1 file changed, 3 insertions(+)
Comments
On 23.05.2023 03:03, Bjorn Andersson wrote: > In many designs the power-domains provided by the GPU clock controller > are powered by some GFX rail, add power-domains as a valid property to > allow this to be specified. > > Signed-off-by: Bjorn Andersson <quic_bjorande@quicinc.com> > --- You may also wanna add some runtime pm enable calls in the driver Acked-by: Konrad Dybcio <konrad.dybcio@linaro.org> Konrad > Documentation/devicetree/bindings/clock/qcom,gpucc.yaml | 3 +++ > 1 file changed, 3 insertions(+) > > diff --git a/Documentation/devicetree/bindings/clock/qcom,gpucc.yaml b/Documentation/devicetree/bindings/clock/qcom,gpucc.yaml > index 1e3dc9deded9..a00216b3b15a 100644 > --- a/Documentation/devicetree/bindings/clock/qcom,gpucc.yaml > +++ b/Documentation/devicetree/bindings/clock/qcom,gpucc.yaml > @@ -50,6 +50,9 @@ properties: > - const: gcc_gpu_gpll0_clk_src > - const: gcc_gpu_gpll0_div_clk_src > > + power-domains: > + maxItems: 1 > + > '#clock-cells': > const: 1 >
On Mon, May 22, 2023 at 06:03:48PM -0700, Bjorn Andersson wrote: > In many designs the power-domains provided by the GPU clock controller > are powered by some GFX rail, add power-domains as a valid property to > allow this to be specified. > > Signed-off-by: Bjorn Andersson <quic_bjorande@quicinc.com> Acked-by: Conor Dooley <conor.dooley@microchip.com> Thanks, Conor. > --- > Documentation/devicetree/bindings/clock/qcom,gpucc.yaml | 3 +++ > 1 file changed, 3 insertions(+) > > diff --git a/Documentation/devicetree/bindings/clock/qcom,gpucc.yaml b/Documentation/devicetree/bindings/clock/qcom,gpucc.yaml > index 1e3dc9deded9..a00216b3b15a 100644 > --- a/Documentation/devicetree/bindings/clock/qcom,gpucc.yaml > +++ b/Documentation/devicetree/bindings/clock/qcom,gpucc.yaml > @@ -50,6 +50,9 @@ properties: > - const: gcc_gpu_gpll0_clk_src > - const: gcc_gpu_gpll0_div_clk_src > > + power-domains: > + maxItems: 1 > + > '#clock-cells': > const: 1 > > -- > 2.39.2 >
On Mon, 22 May 2023 18:03:48 -0700, Bjorn Andersson wrote: > In many designs the power-domains provided by the GPU clock controller > are powered by some GFX rail, add power-domains as a valid property to > allow this to be specified. > > Applied, thanks! [1/1] dt-bindings: clock: qcom: Accept power-domains for GPUCC commit: de6d1f0c4919852514459f1876d7168212e5e1cd Best regards,
diff --git a/Documentation/devicetree/bindings/clock/qcom,gpucc.yaml b/Documentation/devicetree/bindings/clock/qcom,gpucc.yaml index 1e3dc9deded9..a00216b3b15a 100644 --- a/Documentation/devicetree/bindings/clock/qcom,gpucc.yaml +++ b/Documentation/devicetree/bindings/clock/qcom,gpucc.yaml @@ -50,6 +50,9 @@ properties: - const: gcc_gpu_gpll0_clk_src - const: gcc_gpu_gpll0_div_clk_src + power-domains: + maxItems: 1 + '#clock-cells': const: 1