Message ID | 20230519090219.15925-2-quic_devipriy@quicinc.com |
---|---|
State | New |
Headers |
Return-Path: <linux-kernel-owner@vger.kernel.org> Delivered-To: ouuuleilei@gmail.com Received: by 2002:a59:b0ea:0:b0:3b6:4342:cba0 with SMTP id b10csp1097936vqo; Fri, 19 May 2023 02:25:13 -0700 (PDT) X-Google-Smtp-Source: ACHHUZ6s4WOrx0+JATe5KajQKggFZ6AA4lNKFFunC3YtuHt4o97oWHjko4bMKZA2CIfzKk5FcFIB X-Received: by 2002:a05:6a00:a28:b0:625:efa4:4c01 with SMTP id p40-20020a056a000a2800b00625efa44c01mr2467774pfh.3.1684488313290; Fri, 19 May 2023 02:25:13 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1684488313; cv=none; d=google.com; s=arc-20160816; b=hFVgnJFgyYUiQXv4Yj5u7x5N3nNpPLqXnk7oWTVDouCh/qQhVsVkw8jQZwZy/UkW42 XZYdTV09tTIhQwPgCUviJM6nLeuLvKl6DNOxt40KyjFQeKqR8F82jssNOQn6dZg542Za Jx6eWLUGAfMY/S4gBh9njNkc4eH557eFJdocqyebh1q9a6Al68tWT9G62dBhgKEBuWHR SfpZUfQ+P6JKWMzCSvNzg8nbutWvk9nGoUGn2yQv5oJSftq0FlN0+eMp+QWFtsiMqQvr rAVtet+2tqdNhNYXY9MB9ooPE5IfCm+77UIshWEi1OE+v7S6Y1BUvuh0od8NlbOMdmwB Rntg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:dkim-signature; bh=EU3buGPzy3WYtffxtkPE10VQDPsGzthQ0P9ddSWA8mI=; b=GDaIM0Mc6bsolK36FVPAlks6jtfVUlBrtJXByqlh8JSlWeonVL48AyYlawIH0bkq8B sRW8E1qZCKN5f6f3OWtKgC7t3xtyjeRI0qqKNnff3QYow52pXAa2o+Jlca+cC+4fWYg6 fSqeR2MleJFMJ6AzQXb7ydk3vC2Q1FhKyLVPhNlWmRAh0MFZSgi1W8563+Mqm8c4ghGQ dACW9vPjikjNE3EiDUFO5nP75Sj9VdQqZjTc3Q2d382XOtn/PaxIohkv2PyL9iLGaAKM qbml15gnvjockC5gSlmXdwHHeA3nFXeXyX0mz7NvAkl/NCF57UT/YzwK1JCWnYtiwa6y cv3Q== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcppdkim1 header.b=UZdAvldd; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id j127-20020a636e85000000b0052c8dda0f66si3328750pgc.161.2023.05.19.02.25.01; Fri, 19 May 2023 02:25:13 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcppdkim1 header.b=UZdAvldd; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S230006AbjESJDD (ORCPT <rfc822;cscallsign@gmail.com> + 99 others); Fri, 19 May 2023 05:03:03 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:48764 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S231273AbjESJC6 (ORCPT <rfc822;linux-kernel@vger.kernel.org>); Fri, 19 May 2023 05:02:58 -0400 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 2DD6710C3; Fri, 19 May 2023 02:02:54 -0700 (PDT) Received: from pps.filterd (m0279866.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.17.1.19/8.17.1.19) with ESMTP id 34J6Uwvu009043; Fri, 19 May 2023 09:02:48 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h=from : to : cc : subject : date : message-id : in-reply-to : references : mime-version : content-type; s=qcppdkim1; bh=EU3buGPzy3WYtffxtkPE10VQDPsGzthQ0P9ddSWA8mI=; b=UZdAvldd3MdBLdSZk+e29FNsh0C8cbcmS7hVhGw+DeVHFNKyvOkajwCzk6PVvM8pdHDg PTBYUW0exyUDnCBnVSDy0QsgzqN3AR8nGLVld/QL/tJQQkK386cQ4oilNJznOZOll49q nB+uyzzNZbJEtE9OSRghL5dZ8a+WwyrkTXDlb31sY4V2QZH2PIkBSkD93qHnKW0zSXKM iL1AoKJGVrEaPA3R2e1NEzCWNMnS/NvK/+MUgH35OVetmc4LaBWwzYcSUQRgWS+37p9r 1LLlo9efTwvO0lxf8S4kJpBp0mRjB0RdvplIGksdVLLqtljt/vjOrFfsTDThkfMjFR0w dw== Received: from nalasppmta01.qualcomm.com (Global_NAT1.qualcomm.com [129.46.96.20]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 3qned334kk-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Fri, 19 May 2023 09:02:48 +0000 Received: from nalasex01a.na.qualcomm.com (nalasex01a.na.qualcomm.com [10.47.209.196]) by NALASPPMTA01.qualcomm.com (8.17.1.5/8.17.1.5) with ESMTPS id 34J92lTp025496 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Fri, 19 May 2023 09:02:47 GMT Received: from devipriy-linux.qualcomm.com (10.80.80.8) by nalasex01a.na.qualcomm.com (10.47.209.196) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.42; Fri, 19 May 2023 02:02:40 -0700 From: Devi Priya <quic_devipriy@quicinc.com> To: <agross@kernel.org>, <andersson@kernel.org>, <konrad.dybcio@linaro.org>, <lpieralisi@kernel.org>, <kw@linux.com>, <robh@kernel.org>, <bhelgaas@google.com>, <krzysztof.kozlowski+dt@linaro.org>, <conor+dt@kernel.org>, <mturquette@baylibre.com>, <sboyd@kernel.org>, <mani@kernel.org>, <linux-arm-msm@vger.kernel.org>, <linux-pci@vger.kernel.org>, <devicetree@vger.kernel.org>, <linux-kernel@vger.kernel.org>, <linux-clk@vger.kernel.org> CC: <quic_srichara@quicinc.com>, <quic_sjaganat@quicinc.com>, <quic_kathirav@quicinc.com>, <quic_arajkuma@quicinc.com>, <quic_anusha@quicinc.com>, <quic_ipkumar@quicinc.com> Subject: [PATCH V4 1/6] dt-bindings: clock: Add PCIe pipe clock definitions Date: Fri, 19 May 2023 14:32:14 +0530 Message-ID: <20230519090219.15925-2-quic_devipriy@quicinc.com> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20230519090219.15925-1-quic_devipriy@quicinc.com> References: <20230519090219.15925-1-quic_devipriy@quicinc.com> MIME-Version: 1.0 Content-Type: text/plain X-Originating-IP: [10.80.80.8] X-ClientProxiedBy: nasanex01b.na.qualcomm.com (10.46.141.250) To nalasex01a.na.qualcomm.com (10.47.209.196) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-ORIG-GUID: fMt5yV6SREB-L2Dl0LTCV8dJtYYiN4Yq X-Proofpoint-GUID: fMt5yV6SREB-L2Dl0LTCV8dJtYYiN4Yq X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.254,Aquarius:18.0.957,Hydra:6.0.573,FMLib:17.11.170.22 definitions=2023-05-19_05,2023-05-17_02,2023-02-09_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 impostorscore=0 lowpriorityscore=0 malwarescore=0 suspectscore=0 bulkscore=0 phishscore=0 mlxlogscore=999 priorityscore=1501 clxscore=1015 mlxscore=0 spamscore=0 adultscore=0 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.12.0-2304280000 definitions=main-2305190076 X-Spam-Status: No, score=-2.8 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_LOW,SPF_HELO_NONE, SPF_PASS,T_SCC_BODY_TEXT_LINE,URIBL_BLOCKED autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: <linux-kernel.vger.kernel.org> X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1766314017247906746?= X-GMAIL-MSGID: =?utf-8?q?1766314017247906746?= |
Series |
Add PCIe support for IPQ9574
|
|
Commit Message
Devi Priya
May 19, 2023, 9:02 a.m. UTC
Add PCIe pipe clock definitions for IPQ9574 SoC. Acked-by: Stephen Boyd <sboyd@kernel.org> Acked-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org> Co-developed-by: Anusha Rao <quic_anusha@quicinc.com> Signed-off-by: Anusha Rao <quic_anusha@quicinc.com> Signed-off-by: Devi Priya <quic_devipriy@quicinc.com> --- Changes in V4: - No change include/dt-bindings/clock/qcom,ipq9574-gcc.h | 4 ++++ 1 file changed, 4 insertions(+)
diff --git a/include/dt-bindings/clock/qcom,ipq9574-gcc.h b/include/dt-bindings/clock/qcom,ipq9574-gcc.h index 86790efa10f0..8bf26d62c54f 100644 --- a/include/dt-bindings/clock/qcom,ipq9574-gcc.h +++ b/include/dt-bindings/clock/qcom,ipq9574-gcc.h @@ -214,4 +214,8 @@ #define GCC_CRYPTO_CLK 205 #define GCC_CRYPTO_AXI_CLK 206 #define GCC_CRYPTO_AHB_CLK 207 +#define GCC_PCIE0_PIPE_CLK 208 +#define GCC_PCIE1_PIPE_CLK 209 +#define GCC_PCIE2_PIPE_CLK 210 +#define GCC_PCIE3_PIPE_CLK 211 #endif