From patchwork Wed May 17 07:02:12 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Yu Tu X-Patchwork-Id: 95077 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a59:b0ea:0:b0:3b6:4342:cba0 with SMTP id b10csp934764vqo; Wed, 17 May 2023 00:11:27 -0700 (PDT) X-Google-Smtp-Source: ACHHUZ4STjkX7LN4XIlNpHK3DbbZzwil/AYWjSiirPHOncuG7cRPtJYv6UCWng2/np3wVHxB8yY0 X-Received: by 2002:a17:902:efd1:b0:1ae:56ff:74a with SMTP id ja17-20020a170902efd100b001ae56ff074amr539774plb.58.1684307487187; Wed, 17 May 2023 00:11:27 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1684307487; cv=none; d=google.com; s=arc-20160816; b=0/rRkSC0evYuJUrkBffvt9cH/VCU88/fS2XlBdttGW2qd/x7TY1MBuQZ1WglAGOU/Q LNfdpS52X9RPahwqQbrJe3uBvr1xnKhE/g/lzPUV8GguMt6xPw5sQ9tmVq9CpiYx/dsW 5+TOFPWwRF9WqIIpVBjtebfrX4cNW8j6+YD02yIwBgmxon6EbCry3KOzD35MOxtV3LAU GZlUTvpnU/tmPdLh1TWcR7H+3XC974KG9A67MMLSMvKh4/BlJ9dZaaiaZuPSHh95zr/Q VDZgn3WcPdde8gPWaMXDEVnZidkdqJ71pQM5yDS6VXZKX1um+L5CB2/raXec/jX1huVs ysjw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from; bh=fGzo1y3JUDqbQ2HTjI9jzVWXBkJaoLPst7mKu/A8Ku8=; b=GyY7u6yZ+Tg2Ub+lpWtwdbSXp20O/ncHDK21oH1EsIlSMcTYjDINa/8mMh7vwYwDMp sdHAfnFqK3OtMVg4cKKJIXxDVL1B8V6dXJgP++ABc+si89CaemrtAAfBqI50vvLv9KyF FYBjUVIUG0/C2DDxh3EUPHan3MGlsswNKuPJlEtytnQ6urHlzu2kkOplUTHYUmpDO4fW UCOW1Dcp+RrH4RUbtSEiAwTaXQj6D4w1rjU1EuASeVvJeE+SPyVq0hkwXPNE/zp91CBY F7H/FbQsKMFXtnfQcxA7OiNbKKWKMv/GUYG9zjg1CmktRHukBYckFube9EipImysY1bp DmzA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=amlogic.com Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id y4-20020a17090a600400b00250291be156si1083380pji.148.2023.05.17.00.11.12; Wed, 17 May 2023 00:11:27 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=amlogic.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S229787AbjEQHDY (ORCPT + 99 others); Wed, 17 May 2023 03:03:24 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:38756 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229617AbjEQHDS (ORCPT ); Wed, 17 May 2023 03:03:18 -0400 Received: from mail-sh.amlogic.com (mail-sh.amlogic.com [58.32.228.43]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id BFCB318E; Wed, 17 May 2023 00:02:26 -0700 (PDT) Received: from droid06.amlogic.com (10.18.11.248) by mail-sh.amlogic.com (10.18.11.5) with Microsoft SMTP Server id 15.1.2507.13; Wed, 17 May 2023 15:02:16 +0800 From: Yu Tu To: , , , , , Rob Herring , "Neil Armstrong" , Jerome Brunet , Kevin Hilman , Michael Turquette , Stephen Boyd , "Krzysztof Kozlowski" , Conor Dooley , Martin Blumenstingl CC: , , Yu Tu , Rob Herring Subject: [PATCH V9 1/4] dt-bindings: clock: document Amlogic S4 SoC PLL clock controller Date: Wed, 17 May 2023 15:02:12 +0800 Message-ID: <20230517070215.28463-2-yu.tu@amlogic.com> X-Mailer: git-send-email 2.33.1 In-Reply-To: <20230517070215.28463-1-yu.tu@amlogic.com> References: <20230517070215.28463-1-yu.tu@amlogic.com> MIME-Version: 1.0 X-Originating-IP: [10.18.11.248] X-Spam-Status: No, score=-1.9 required=5.0 tests=BAYES_00,SPF_HELO_NONE, SPF_PASS,T_SCC_BODY_TEXT_LINE,URIBL_BLOCKED autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1766124407387340149?= X-GMAIL-MSGID: =?utf-8?q?1766124407387340149?= Add the S4 PLL clock controller dt-bindings in the s4 SoC family. Signed-off-by: Yu Tu Reviewed-by: Rob Herring --- .../bindings/clock/amlogic,s4-pll-clkc.yaml | 50 +++++++++++++++++++ MAINTAINERS | 1 + .../dt-bindings/clock/amlogic,s4-pll-clkc.h | 30 +++++++++++ 3 files changed, 81 insertions(+) create mode 100644 Documentation/devicetree/bindings/clock/amlogic,s4-pll-clkc.yaml create mode 100644 include/dt-bindings/clock/amlogic,s4-pll-clkc.h diff --git a/Documentation/devicetree/bindings/clock/amlogic,s4-pll-clkc.yaml b/Documentation/devicetree/bindings/clock/amlogic,s4-pll-clkc.yaml new file mode 100644 index 000000000000..242cceb5033a --- /dev/null +++ b/Documentation/devicetree/bindings/clock/amlogic,s4-pll-clkc.yaml @@ -0,0 +1,50 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/clock/amlogic,s4-pll-clkc.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Amlogic S serials PLL Clock Controller + +maintainers: + - Neil Armstrong + - Jerome Brunet + - Yu Tu + +properties: + compatible: + const: amlogic,s4-pll-clkc + + reg: + maxItems: 1 + + clocks: + maxItems: 1 + + clock-names: + items: + - const: xtal + + "#clock-cells": + const: 1 + +required: + - compatible + - reg + - clocks + - clock-names + - "#clock-cells" + +additionalProperties: false + +examples: + - | + clkc_pll: clock-controller@fe008000 { + compatible = "amlogic,s4-pll-clkc"; + reg = <0xfe008000 0x1e8>; + clocks = <&xtal>; + clock-names = "xtal"; + #clock-cells = <1>; + }; + +... diff --git a/MAINTAINERS b/MAINTAINERS index 7e0b87d5aa2e..09422aa49f61 100644 --- a/MAINTAINERS +++ b/MAINTAINERS @@ -1888,6 +1888,7 @@ L: linux-amlogic@lists.infradead.org S: Maintained F: Documentation/devicetree/bindings/clock/amlogic* F: drivers/clk/meson/ +F: include/dt-bindings/clock/amlogic* F: include/dt-bindings/clock/gxbb* F: include/dt-bindings/clock/meson* diff --git a/include/dt-bindings/clock/amlogic,s4-pll-clkc.h b/include/dt-bindings/clock/amlogic,s4-pll-clkc.h new file mode 100644 index 000000000000..1dcdedb1a6dd --- /dev/null +++ b/include/dt-bindings/clock/amlogic,s4-pll-clkc.h @@ -0,0 +1,30 @@ +/* SPDX-License-Identifier: (GPL-2.0 OR MIT) */ +/* + * Copyright (c) 2021 Amlogic, Inc. All rights reserved. + * Author: Yu Tu + */ + +#ifndef _DT_BINDINGS_CLOCK_AMLOGIC_S4_PLL_CLKC_H +#define _DT_BINDINGS_CLOCK_AMLOGIC_S4_PLL_CLKC_H + +/* + * CLKID index values + */ + +#define CLKID_FIXED_PLL 1 +#define CLKID_FCLK_DIV2 3 +#define CLKID_FCLK_DIV3 5 +#define CLKID_FCLK_DIV4 7 +#define CLKID_FCLK_DIV5 9 +#define CLKID_FCLK_DIV7 11 +#define CLKID_FCLK_DIV2P5 13 +#define CLKID_GP0_PLL 15 +#define CLKID_HIFI_PLL 17 +#define CLKID_HDMI_PLL 20 +#define CLKID_MPLL_50M 22 +#define CLKID_MPLL0 25 +#define CLKID_MPLL1 27 +#define CLKID_MPLL2 29 +#define CLKID_MPLL3 31 + +#endif /* _DT_BINDINGS_CLOCK_AMLOGIC_S4_PLL_CLKC_H */