From patchwork Tue May 16 05:18:35 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Claudiu Beznea X-Patchwork-Id: 94436 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a59:b0ea:0:b0:3b6:4342:cba0 with SMTP id b10csp187354vqo; Mon, 15 May 2023 22:20:34 -0700 (PDT) X-Google-Smtp-Source: ACHHUZ7oDR9HTiO80y2MsmuC4M9UhQvsAxduEX8yaa/yEle2lFSh6ReAx32VQTBuu7mgsPIRfeBr X-Received: by 2002:a05:6a00:895:b0:63d:2d99:2e7c with SMTP id q21-20020a056a00089500b0063d2d992e7cmr51067142pfj.0.1684214434384; Mon, 15 May 2023 22:20:34 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1684214434; cv=none; d=google.com; s=arc-20160816; b=W3iIEhKv7cUBEb4LprjSAupvjkiSve0mtGr5qM0vkwlzPYJfeUk7HTMxpHrghaZSZs +V8KS20wmeDpSvgC6HnywumtUyIjGmezg3n2jxK0TX/HhDXU2YuzgiA0us+OnVWEMsBf Y3M2jXDZer865LFhUl+fbdfbHXiEnc3qwmSF3G1az/PSUO1toWXF2qUcXlMlBRzEG9VS Jo18vkpz79qOJOSY43ZnfQVaRn1Qd0ltvs6ebUMAxnZZUvkFFvLIgpN9upbDLKJTx/1y fDoN/hz5J5kAJT9QHWvl4WB4TfB6G9IsybHWY6l05ve+Q87YWORpEu1IUmgJRu/jmfOd K5uA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=XAEMh7CtoUDwicc1u4DCMMlblrljP+atm/bchCVbk7A=; b=QBc9sVH2fy1+9IDbrVufQE8Qx6A+MAbaKljTjpjAAc8t+L2A3ODs3Zcrc0L2bbQtzZ qT8j53JHZqGRaExzwgKIMPqaAYNsUS/4ixXEuUKJkSMbsW+ZyH2W/QBFVVXbL9X8NYBt GjKPaAqHSaMtI7EbnVv3ogp47WBLyrohbEzL8b9fyslwH8PBg3gtmmQgYQ+3nYa6qCuQ aiGRVDvCS2pGoJdC2obwjaWjVE4/aAFAwvEKaqpFE6KBZh8kaN33o9IlS+rKi1PfOiCa 0iHG8vBxZZxNIVPJ3VbZjcy8PAGzDba2x23IyNT5MeQuX4fZNPGBxVqmrYt0iqylKeOf l3fg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@microchip.com header.s=mchp header.b=nAMYl+L4; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=microchip.com Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id e26-20020a056a0000da00b0063b7645b97asi18569288pfj.380.2023.05.15.22.20.22; Mon, 15 May 2023 22:20:34 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@microchip.com header.s=mchp header.b=nAMYl+L4; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=microchip.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S230000AbjEPFTZ (ORCPT + 99 others); Tue, 16 May 2023 01:19:25 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:45392 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229983AbjEPFTU (ORCPT ); Tue, 16 May 2023 01:19:20 -0400 Received: from esa.microchip.iphmx.com (esa.microchip.iphmx.com [68.232.153.233]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id E849644B3; Mon, 15 May 2023 22:19:10 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=microchip.com; i=@microchip.com; q=dns/txt; s=mchp; t=1684214351; x=1715750351; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=ZjqOgyYB1rM9n+lVWekEwRaDSBNSqYRERlNV+iLbYn0=; b=nAMYl+L4vlaFYhTd7eH3L1QVeEDJ8t2suTOBOnbbrUtHxEPh+0XnFsAd FGQVgoVHNJTeZIn/A4i42tvTgnl6MG69YRtiIY7Wdg7ThPZr/gypxNBsK 9byAdG0txwdDL/kSDKZ7wjk2eevqXc2ZjjE/K7wbNgAOV5TSMiECJGE0U ueeQ1aCsTgq0PgakKivGNRXdKoIn/L3YxZNkWqjvUf3nrSFl3SlUyD/ZI BV5ZUL0Lvx4FhwwiCrckZk0YZfLrlhj7G6Ckj1lEk0d+Dznapi9R6TxmF QG2KoaTDJIJhUKnmqAB5QYTjYhlf4YiCUGSVRBT/zRCzfUs+z5U6+895i w==; X-IronPort-AV: E=Sophos;i="5.99,277,1677567600"; d="scan'208";a="214031156" X-Amp-Result: SKIPPED(no attachment in message) Received: from unknown (HELO email.microchip.com) ([170.129.1.10]) by esa5.microchip.iphmx.com with ESMTP/TLS/AES256-SHA256; 15 May 2023 22:19:11 -0700 Received: from chn-vm-ex04.mchp-main.com (10.10.85.152) by chn-vm-ex01.mchp-main.com (10.10.85.143) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.21; Mon, 15 May 2023 22:19:10 -0700 Received: from m18063-ThinkPad-T460p.mchp-main.com (10.10.115.15) by chn-vm-ex04.mchp-main.com (10.10.85.152) with Microsoft SMTP Server id 15.1.2507.21 via Frontend Transport; Mon, 15 May 2023 22:19:05 -0700 From: Claudiu Beznea To: , , , , , , CC: , , , , Claudiu Beznea Subject: [PATCH v4 4/5] ARM: dts: at91: use clock-controller name for sckc nodes Date: Tue, 16 May 2023 08:18:35 +0300 Message-ID: <20230516051836.2511149-5-claudiu.beznea@microchip.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20230516051836.2511149-1-claudiu.beznea@microchip.com> References: <20230516051836.2511149-1-claudiu.beznea@microchip.com> MIME-Version: 1.0 X-Spam-Status: No, score=-4.4 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_MED, RCVD_IN_MSPIKE_H2,SPF_HELO_PASS,SPF_NONE,T_SCC_BODY_TEXT_LINE, URIBL_BLOCKED autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1766026834967929630?= X-GMAIL-MSGID: =?utf-8?q?1766026834967929630?= Use clock-controller generic name for slow clock controller nodes. Signed-off-by: Claudiu Beznea --- arch/arm/boot/dts/at91sam9g45.dtsi | 2 +- arch/arm/boot/dts/at91sam9rl.dtsi | 2 +- arch/arm/boot/dts/at91sam9x5.dtsi | 2 +- arch/arm/boot/dts/sam9x60.dtsi | 2 +- arch/arm/boot/dts/sama5d2.dtsi | 2 +- arch/arm/boot/dts/sama5d3.dtsi | 2 +- arch/arm/boot/dts/sama5d4.dtsi | 2 +- 7 files changed, 7 insertions(+), 7 deletions(-) diff --git a/arch/arm/boot/dts/at91sam9g45.dtsi b/arch/arm/boot/dts/at91sam9g45.dtsi index 76afeb31b7f5..498cb92b29f9 100644 --- a/arch/arm/boot/dts/at91sam9g45.dtsi +++ b/arch/arm/boot/dts/at91sam9g45.dtsi @@ -923,7 +923,7 @@ usb2: gadget@fff78000 { status = "disabled"; }; - clk32k: sckc@fffffd50 { + clk32k: clock-controller@fffffd50 { compatible = "atmel,at91sam9x5-sckc"; reg = <0xfffffd50 0x4>; clocks = <&slow_xtal>; diff --git a/arch/arm/boot/dts/at91sam9rl.dtsi b/arch/arm/boot/dts/at91sam9rl.dtsi index a12e6c419fe3..d7e8a115c916 100644 --- a/arch/arm/boot/dts/at91sam9rl.dtsi +++ b/arch/arm/boot/dts/at91sam9rl.dtsi @@ -799,7 +799,7 @@ watchdog@fffffd40 { status = "disabled"; }; - clk32k: sckc@fffffd50 { + clk32k: clock-controller@fffffd50 { compatible = "atmel,at91sam9x5-sckc"; reg = <0xfffffd50 0x4>; clocks = <&slow_xtal>; diff --git a/arch/arm/boot/dts/at91sam9x5.dtsi b/arch/arm/boot/dts/at91sam9x5.dtsi index af19ef2a875c..0123ee47151c 100644 --- a/arch/arm/boot/dts/at91sam9x5.dtsi +++ b/arch/arm/boot/dts/at91sam9x5.dtsi @@ -154,7 +154,7 @@ pit: timer@fffffe30 { clocks = <&pmc PMC_TYPE_CORE PMC_MCK>; }; - clk32k: sckc@fffffe50 { + clk32k: clock-controller@fffffe50 { compatible = "atmel,at91sam9x5-sckc"; reg = <0xfffffe50 0x4>; clocks = <&slow_xtal>; diff --git a/arch/arm/boot/dts/sam9x60.dtsi b/arch/arm/boot/dts/sam9x60.dtsi index 6f5177df01bc..933d73505a8b 100644 --- a/arch/arm/boot/dts/sam9x60.dtsi +++ b/arch/arm/boot/dts/sam9x60.dtsi @@ -700,7 +700,7 @@ pit: timer@fffffe40 { clocks = <&pmc PMC_TYPE_CORE PMC_MCK>; }; - clk32k: sckc@fffffe50 { + clk32k: clock-controller@fffffe50 { compatible = "microchip,sam9x60-sckc"; reg = <0xfffffe50 0x4>; clocks = <&slow_xtal>; diff --git a/arch/arm/boot/dts/sama5d2.dtsi b/arch/arm/boot/dts/sama5d2.dtsi index 86009dd28e62..5f632e3f039e 100644 --- a/arch/arm/boot/dts/sama5d2.dtsi +++ b/arch/arm/boot/dts/sama5d2.dtsi @@ -704,7 +704,7 @@ watchdog: watchdog@f8048040 { status = "disabled"; }; - clk32k: sckc@f8048050 { + clk32k: clock-controller@f8048050 { compatible = "atmel,sama5d4-sckc"; reg = <0xf8048050 0x4>; diff --git a/arch/arm/boot/dts/sama5d3.dtsi b/arch/arm/boot/dts/sama5d3.dtsi index 4524a16322d1..0eebf6c760b3 100644 --- a/arch/arm/boot/dts/sama5d3.dtsi +++ b/arch/arm/boot/dts/sama5d3.dtsi @@ -1040,7 +1040,7 @@ watchdog: watchdog@fffffe40 { status = "disabled"; }; - clk32k: sckc@fffffe50 { + clk32k: clock-controller@fffffe50 { compatible = "atmel,sama5d3-sckc"; reg = <0xfffffe50 0x4>; clocks = <&slow_xtal>; diff --git a/arch/arm/boot/dts/sama5d4.dtsi b/arch/arm/boot/dts/sama5d4.dtsi index e94f3a661f4b..de6c82969232 100644 --- a/arch/arm/boot/dts/sama5d4.dtsi +++ b/arch/arm/boot/dts/sama5d4.dtsi @@ -761,7 +761,7 @@ watchdog: watchdog@fc068640 { status = "disabled"; }; - clk32k: sckc@fc068650 { + clk32k: clock-controller@fc068650 { compatible = "atmel,sama5d4-sckc"; reg = <0xfc068650 0x4>; #clock-cells = <0>;