From patchwork Tue May 9 05:27:55 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Claudiu Beznea X-Patchwork-Id: 91376 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a59:b0ea:0:b0:3b6:4342:cba0 with SMTP id b10csp2641595vqo; Mon, 8 May 2023 22:41:55 -0700 (PDT) X-Google-Smtp-Source: ACHHUZ7E0wJoXouEhjqw6aL4guZnR+ezCBfE8Ez8AmkBLSio4lONECcChfL93TkCT+taXnct/y2c X-Received: by 2002:a05:6a00:2d12:b0:643:aa2:4dcd with SMTP id fa18-20020a056a002d1200b006430aa24dcdmr17980722pfb.16.1683610915277; Mon, 08 May 2023 22:41:55 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1683610915; cv=none; d=google.com; s=arc-20160816; b=QjXr7P7eroPOoAbbCuiuHx+1Mt1Pb5f64wEUoo/uym+PSKZDVibWgM8LbFVOPtwYKv 4JOYVQfueze/BLtuJkq+j0ro2VvI3wY9BiKcvkY2W3KIdXGy2F7CCAbDyU54v38dhARS lTd7yy737CYyCn05Pnzu8D6cW5TlMMgtnZ6JtZGbyhWykLpwFGsADNM60RaMXzFNqwqr 60gzxOlfqbCF4ldry2koDf0+z9gw4LyOYH9tmTmYj123MOEGopqWbxc0u9Cg+f50MpwQ wYsqUFsF1j6PdA3kO4xLq16SuCWW3dV1jW8zlCtOfTUEQv9NaeKoi+egq7zA3KUzmXkr c7Rw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=Vzj4yyia7dHPWseHoCCo7nyPvP6l+unvR02/6fDXU2M=; b=RgjgjflWZrkuKqcUs0cgtQL1sSFu/zCYWP8PJ8BcjQTGSDS2l/DUK6kqzyAhtbS8BH D6quqFNxbhlxl1/WRHcJCkRkb6ayf6tv7hCphLY5q+HiwT4jSg3/SSLFG/fiG+tgfvDY +oLdDnsJ25mJIyra835zmKwbhaybxVwBL/4igC58g3JwCL5TUXAMDz1Qt3+OCptSG+gt 53DOarR7JjP/gIeLnxVO7C3c7VEEJCJupJop0g+Wp9qIH10Hyhw5BnuQ3Bb9GaOHblTF ffc0/rHR27Z5NQTTmJrKPE+gfQf6Me8l0X5rImxklmdLKjYdWpeXLhNMEVQRu5+4fjPi spDg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@microchip.com header.s=mchp header.b=lscS24GS; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=microchip.com Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id a12-20020aa7970c000000b0063f16039f14si1692610pfg.128.2023.05.08.22.41.40; Mon, 08 May 2023 22:41:55 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@microchip.com header.s=mchp header.b=lscS24GS; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=microchip.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S234650AbjEIF2f (ORCPT + 99 others); Tue, 9 May 2023 01:28:35 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:47480 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S234635AbjEIF2b (ORCPT ); Tue, 9 May 2023 01:28:31 -0400 Received: from esa.microchip.iphmx.com (esa.microchip.iphmx.com [68.232.153.233]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id D11D0AD26; Mon, 8 May 2023 22:28:28 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=microchip.com; i=@microchip.com; q=dns/txt; s=mchp; t=1683610108; x=1715146108; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=+uWE9bBrEsxXvxosuC1tPMiUqN2hS3oJSFdol+Ua8Fk=; b=lscS24GSDNhCr+YVfPQcyIIoWJVIh7NpoOWZqJ99Er9+9FW4lugZDb4I E29Cbt0oQqI57Iyvk1vVX1V4+5C2Q52T0yNAI2ba3yyqzMeXe7z4NG1eX V1iFb3kv/fwIKdLbEtMsORxBLrZi8mBW3yiWkOGdmlz69y5vp+fQszMNA txKkGCxAy5u6jCVDMExPEbmvJlv4d5e4BJXhdnK6vcASpHpBSfukHj1d9 4LnmGjvODjcCiTw8zqga8ipoTcjlx1tRVRQwuCQnwaV6xENxfmCaXc9KF TBsxOp6EmsUqRwITFWvh8j0Wkf/tQOIuE3GnQxz268kLchp2us4yFJ5PT Q==; X-IronPort-AV: E=Sophos;i="5.99,261,1677567600"; d="scan'208";a="212510222" X-Amp-Result: SKIPPED(no attachment in message) Received: from unknown (HELO email.microchip.com) ([170.129.1.10]) by esa3.microchip.iphmx.com with ESMTP/TLS/AES256-SHA256; 08 May 2023 22:28:27 -0700 Received: from chn-vm-ex02.mchp-main.com (10.10.85.144) by chn-vm-ex01.mchp-main.com (10.10.85.143) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.21; Mon, 8 May 2023 22:28:27 -0700 Received: from m18063-ThinkPad-T460p.mchp-main.com (10.10.115.15) by chn-vm-ex02.mchp-main.com (10.10.85.144) with Microsoft SMTP Server id 15.1.2507.21 via Frontend Transport; Mon, 8 May 2023 22:28:23 -0700 From: Claudiu Beznea To: , , , , , CC: , , , , Claudiu Beznea Subject: [PATCH v3 3/5] ARM: dts: at91: at91sam9n12: witch sckc to new clock bindings Date: Tue, 9 May 2023 08:27:55 +0300 Message-ID: <20230509052757.539274-4-claudiu.beznea@microchip.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20230509052757.539274-1-claudiu.beznea@microchip.com> References: <20230509052757.539274-1-claudiu.beznea@microchip.com> MIME-Version: 1.0 X-Spam-Status: No, score=-4.4 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_MED, RCVD_IN_MSPIKE_H2,SPF_HELO_PASS,SPF_NONE,T_SCC_BODY_TEXT_LINE, URIBL_BLOCKED autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1765393999104139009?= X-GMAIL-MSGID: =?utf-8?q?1765393999104139009?= Switch slow clock controller to new clock bindings. Signed-off-by: Claudiu Beznea --- arch/arm/boot/dts/at91sam9n12.dtsi | 23 +++-------------------- 1 file changed, 3 insertions(+), 20 deletions(-) diff --git a/arch/arm/boot/dts/at91sam9n12.dtsi b/arch/arm/boot/dts/at91sam9n12.dtsi index c2e7460fb7ff..0e28101b26bf 100644 --- a/arch/arm/boot/dts/at91sam9n12.dtsi +++ b/arch/arm/boot/dts/at91sam9n12.dtsi @@ -146,28 +146,11 @@ shdwc@fffffe10 { clocks = <&clk32k>; }; - sckc@fffffe50 { + clk32k: clock-controller@fffffe50 { compatible = "atmel,at91sam9x5-sckc"; reg = <0xfffffe50 0x4>; - - slow_osc: slow_osc { - compatible = "atmel,at91sam9x5-clk-slow-osc"; - #clock-cells = <0>; - clocks = <&slow_xtal>; - }; - - slow_rc_osc: slow_rc_osc { - compatible = "atmel,at91sam9x5-clk-slow-rc-osc"; - #clock-cells = <0>; - clock-frequency = <32768>; - clock-accuracy = <50000000>; - }; - - clk32k: slck { - compatible = "atmel,at91sam9x5-clk-slow"; - #clock-cells = <0>; - clocks = <&slow_rc_osc>, <&slow_osc>; - }; + clocks = <&slow_xtal>; + #clock-cells = <0>; }; mmc0: mmc@f0008000 {