Message ID | 20230506141703.65605-3-contact@artur-rojek.eu |
---|---|
State | New |
Headers |
Return-Path: <linux-kernel-owner@vger.kernel.org> Delivered-To: ouuuleilei@gmail.com Received: by 2002:a59:b0ea:0:b0:3b6:4342:cba0 with SMTP id b10csp1085621vqo; Sat, 6 May 2023 07:26:07 -0700 (PDT) X-Google-Smtp-Source: ACHHUZ69SVDWTj4wso0Y8nfR4elynrBd/x92vGtPJYsMUWb/vHKFEB+/63UZ9WywZPTqC3vHgDSv X-Received: by 2002:a17:90b:2250:b0:24d:e123:1eb2 with SMTP id hk16-20020a17090b225000b0024de1231eb2mr4956515pjb.37.1683383167191; Sat, 06 May 2023 07:26:07 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1683383167; cv=none; d=google.com; s=arc-20160816; b=XM0xon1PYTKtic1ESv06f8VY0wCBKqQbSNj8+jzFjUAuQiyr4sor4sIgrpgQzjzQff bYG97cFslo1Sfo7UcZ3e1R33FJyRQDXIrZWurL3Fqmz2zp4dAH4IoiqZ6ReIzcMHhGjZ tEbZUecOvRniBiVfWQHGtoPrIYOe/SPEBZD5LQ7d3u/WdErFDCrl9YyM6QntRk0tsqky ppOlAWfmP7ismUAby60deqOsZZpT5nGxj1ENYFQJhWmPYpI2qF0brFtlW1bVhhq6BMJq 7yjOV8TQbfTpQiqxoaXH5iHsUfuGvoZLNgueTRd0s4+qmp6AifbO69Ovj6j6Mdxa8WNO by/g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from; bh=Ida1H1/yaY4FQ3KL72lqodoP37ojI1xVC2hdHBOnU/w=; b=oj+HGGF9vVH33O0PvOkQapYp7E1Zr2orNF3VA1WfFjtZllM++VEZ8IQCtT+QCFncTL vdqwnFP/247MtDmaMkIRRX8LxvsCrEKflW3WmQJBZsUT4CrFgFezWA7GVfTdBuzNq6hM aK7mMvVo2utALPI9+D2Rd9K9ZJxirBWklDlJM978t1gHrxYmahyo2cJV5BLwDrADCEmi mzmniuRFwaozK3sWzogDGJSzM/Lqgsd38gCOtQou7uOtZ/0Q2AiGgPmi9bCy/1tdPuJm 7jLZrCf8yCYD/aWRnAIggB+izQNxS2/x60ZOM3omdFzshJNJC/VULbCHZA3r7JSFUZvx oTMg== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id mu10-20020a17090b388a00b00246ba1acf0dsi22010886pjb.14.2023.05.06.07.25.53; Sat, 06 May 2023 07:26:07 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S232893AbjEFOR4 (ORCPT <rfc822;baris.duru.linux@gmail.com> + 99 others); Sat, 6 May 2023 10:17:56 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:37214 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S232779AbjEFORt (ORCPT <rfc822;linux-kernel@vger.kernel.org>); Sat, 6 May 2023 10:17:49 -0400 Received: from relay7-d.mail.gandi.net (relay7-d.mail.gandi.net [217.70.183.200]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id B91A619D42; Sat, 6 May 2023 07:17:41 -0700 (PDT) Received: (Authenticated sender: contact@artur-rojek.eu) by mail.gandi.net (Postfix) with ESMTPSA id D7D8420008; Sat, 6 May 2023 14:17:38 +0000 (UTC) From: Artur Rojek <contact@artur-rojek.eu> To: Yoshinori Sato <ysato@users.sourceforge.jp>, Rich Felker <dalias@libc.org>, John Paul Adrian Glaubitz <glaubitz@physik.fu-berlin.de> Cc: Rafael Ignacio Zurita <rafaelignacio.zurita@gmail.com>, linux-sh@vger.kernel.org, linux-kernel@vger.kernel.org, Artur Rojek <contact@artur-rojek.eu> Subject: [PATCH 2/2] sh: dma: Correct the number of DMA channels in SH7709 Date: Sat, 6 May 2023 16:17:03 +0200 Message-Id: <20230506141703.65605-3-contact@artur-rojek.eu> X-Mailer: git-send-email 2.40.1 In-Reply-To: <20230506141703.65605-1-contact@artur-rojek.eu> References: <20230506141703.65605-1-contact@artur-rojek.eu> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Spam-Status: No, score=-2.6 required=5.0 tests=BAYES_00,NO_DNS_FOR_FROM, RCVD_IN_DNSWL_LOW,RCVD_IN_MSPIKE_H2,SPF_HELO_NONE,T_SCC_BODY_TEXT_LINE, T_SPF_TEMPERROR autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: <linux-kernel.vger.kernel.org> X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1765155187731018566?= X-GMAIL-MSGID: =?utf-8?q?1765155187731018566?= |
Series |
SH7709 DMA fixes
|
|
Commit Message
Artur Rojek
May 6, 2023, 2:17 p.m. UTC
According to the PM, the DMAC found in SH7709 features only 4 channels.
Signed-off-by: Artur Rojek <contact@artur-rojek.eu>
---
arch/sh/drivers/dma/Kconfig | 10 ++++++----
1 file changed, 6 insertions(+), 4 deletions(-)
Comments
On Sat, 2023-05-06 at 16:17 +0200, Artur Rojek wrote: > According to the PM, the DMAC found in SH7709 features only 4 channels. > > Signed-off-by: Artur Rojek <contact@artur-rojek.eu> > --- > arch/sh/drivers/dma/Kconfig | 10 ++++++---- > 1 file changed, 6 insertions(+), 4 deletions(-) > > diff --git a/arch/sh/drivers/dma/Kconfig b/arch/sh/drivers/dma/Kconfig > index 7d54f284ce10..4494d09597e9 100644 > --- a/arch/sh/drivers/dma/Kconfig > +++ b/arch/sh/drivers/dma/Kconfig > @@ -28,8 +28,9 @@ config SH_DMA_API > config NR_ONCHIP_DMA_CHANNELS > int > depends on SH_DMA > - default "4" if CPU_SUBTYPE_SH7750 || CPU_SUBTYPE_SH7751 || \ > - CPU_SUBTYPE_SH7750S || CPU_SUBTYPE_SH7091 > + default "4" if CPU_SUBTYPE_SH7709 || CPU_SUBTYPE_SH7750 || \ > + CPU_SUBTYPE_SH7751 || CPU_SUBTYPE_SH7750S || \ > + CPU_SUBTYPE_SH7091 > default "8" if CPU_SUBTYPE_SH7750R || CPU_SUBTYPE_SH7751R || \ > CPU_SUBTYPE_SH7760 > default "12" if CPU_SUBTYPE_SH7723 || CPU_SUBTYPE_SH7780 || \ > @@ -37,8 +38,9 @@ config NR_ONCHIP_DMA_CHANNELS > default "6" > help > This allows you to specify the number of channels that the on-chip > - DMAC supports. This will be 4 for SH7750/SH7751/Sh7750S/SH7091 and 8 for the > - SH7750R/SH7751R/SH7760, 12 for the SH7723/SH7780/SH7785/SH7724, default is 6. > + DMAC supports. This will be 4 for SH7709/SH7750/SH7751/Sh7750S/SH7091 > + and 8 for the SH7750R/SH7751R/SH7760, 12 for the SH7723/SH7780/SH7785/SH7724, > + default is 6. > > config SH_DMABRG > bool "SH7760 DMABRG support" I will replace "PM" with "processor manual" since the acronym is not necessarily unambiguous, at least I didn't know at first what you were referring to. I checked the manual [1] myself and four DMA channels is correct, thus: Reviewed-by: John Paul Adrian Glaubitz <glaubitz@physik.fu-berlin.de> Adrian > [1] https://www.renesas.com/us/en/document/mah/sh7709s-group-hardware-manual?r=1055106 (S. 373)
On Sat, May 6, 2023 at 4:22 PM Artur Rojek <contact@artur-rojek.eu> wrote: > According to the PM, the DMAC found in SH7709 features only 4 channels. > > Signed-off-by: Artur Rojek <contact@artur-rojek.eu> Reviewed-by: Geert Uytterhoeven <geert+renesas@glider.be> > --- a/arch/sh/drivers/dma/Kconfig > +++ b/arch/sh/drivers/dma/Kconfig > @@ -28,8 +28,9 @@ config SH_DMA_API > config NR_ONCHIP_DMA_CHANNELS > int > depends on SH_DMA > - default "4" if CPU_SUBTYPE_SH7750 || CPU_SUBTYPE_SH7751 || \ > - CPU_SUBTYPE_SH7750S || CPU_SUBTYPE_SH7091 > + default "4" if CPU_SUBTYPE_SH7709 || CPU_SUBTYPE_SH7750 || \ > + CPU_SUBTYPE_SH7751 || CPU_SUBTYPE_SH7750S || \ > + CPU_SUBTYPE_SH7091 > default "8" if CPU_SUBTYPE_SH7750R || CPU_SUBTYPE_SH7751R || \ > CPU_SUBTYPE_SH7760 > default "12" if CPU_SUBTYPE_SH7723 || CPU_SUBTYPE_SH7780 || \ > @@ -37,8 +38,9 @@ config NR_ONCHIP_DMA_CHANNELS > default "6" > help > This allows you to specify the number of channels that the on-chip > - DMAC supports. This will be 4 for SH7750/SH7751/Sh7750S/SH7091 and 8 for the Might be a good opportunity to s/Sh7750S/SH7750S/ > - SH7750R/SH7751R/SH7760, 12 for the SH7723/SH7780/SH7785/SH7724, default is 6. > + DMAC supports. This will be 4 for SH7709/SH7750/SH7751/Sh7750S/SH7091 > + and 8 for the SH7750R/SH7751R/SH7760, 12 for the SH7723/SH7780/SH7785/SH7724, ... and sort the list for SoCs with 12 channels. > + default is 6. > > config SH_DMABRG > bool "SH7760 DMABRG support" Gr{oetje,eeting}s, Geert
Hi Geert! On Mon, 2023-05-08 at 12:55 +0200, Geert Uytterhoeven wrote: > On Sat, May 6, 2023 at 4:22 PM Artur Rojek <contact@artur-rojek.eu> wrote: > > According to the PM, the DMAC found in SH7709 features only 4 channels. > > > > Signed-off-by: Artur Rojek <contact@artur-rojek.eu> > > Reviewed-by: Geert Uytterhoeven <geert+renesas@glider.be> I assume we can't find a commit for the Fixes tag? Looking at the "git blame" for the Kconfig file, it seems the corresponding lines were changed before the source tree was imported into git in 1da177e4c3f4. > > --- a/arch/sh/drivers/dma/Kconfig > > +++ b/arch/sh/drivers/dma/Kconfig > > @@ -28,8 +28,9 @@ config SH_DMA_API > > config NR_ONCHIP_DMA_CHANNELS > > int > > depends on SH_DMA > > - default "4" if CPU_SUBTYPE_SH7750 || CPU_SUBTYPE_SH7751 || \ > > - CPU_SUBTYPE_SH7750S || CPU_SUBTYPE_SH7091 > > + default "4" if CPU_SUBTYPE_SH7709 || CPU_SUBTYPE_SH7750 || \ > > + CPU_SUBTYPE_SH7751 || CPU_SUBTYPE_SH7750S || \ > > + CPU_SUBTYPE_SH7091 > > default "8" if CPU_SUBTYPE_SH7750R || CPU_SUBTYPE_SH7751R || \ > > CPU_SUBTYPE_SH7760 > > default "12" if CPU_SUBTYPE_SH7723 || CPU_SUBTYPE_SH7780 || \ > > @@ -37,8 +38,9 @@ config NR_ONCHIP_DMA_CHANNELS > > default "6" > > help > > This allows you to specify the number of channels that the on-chip > > - DMAC supports. This will be 4 for SH7750/SH7751/Sh7750S/SH7091 and 8 for the > > Might be a good opportunity to s/Sh7750S/SH7750S/ > > > - SH7750R/SH7751R/SH7760, 12 for the SH7723/SH7780/SH7785/SH7724, default is 6. > > + DMAC supports. This will be 4 for SH7709/SH7750/SH7751/Sh7750S/SH7091 > > + and 8 for the SH7750R/SH7751R/SH7760, 12 for the SH7723/SH7780/SH7785/SH7724, > > ... and sort the list for SoCs with 12 channels. > > > + default is 6. > > > > config SH_DMABRG > > bool "SH7760 DMABRG support" Good point. I will send a follow-up patch to clean that up. Adrian
Hi Adrian, On Thu, May 11, 2023 at 10:20 PM John Paul Adrian Glaubitz <glaubitz@physik.fu-berlin.de> wrote: > On Mon, 2023-05-08 at 12:55 +0200, Geert Uytterhoeven wrote: > > On Sat, May 6, 2023 at 4:22 PM Artur Rojek <contact@artur-rojek.eu> wrote: > > > According to the PM, the DMAC found in SH7709 features only 4 channels. > > > > > > Signed-off-by: Artur Rojek <contact@artur-rojek.eu> > > > > Reviewed-by: Geert Uytterhoeven <geert+renesas@glider.be> > > I assume we can't find a commit for the Fixes tag? Looking at the "git blame" > for the Kconfig file, it seems the corresponding lines were changed before > the source tree was imported into git in 1da177e4c3f4. I don't think Fixes has much relevance, as the issue is present in all LTS kernel versions that are still maintained. The stable machinery AI will just pick it up, based on the word "correct" in the description. Gr{oetje,eeting}s, Geert
On Fri, 2023-05-12 at 09:34 +0200, Geert Uytterhoeven wrote: > Hi Adrian, > > On Thu, May 11, 2023 at 10:20 PM John Paul Adrian Glaubitz > <glaubitz@physik.fu-berlin.de> wrote: > > On Mon, 2023-05-08 at 12:55 +0200, Geert Uytterhoeven wrote: > > > On Sat, May 6, 2023 at 4:22 PM Artur Rojek <contact@artur-rojek.eu> wrote: > > > > According to the PM, the DMAC found in SH7709 features only 4 channels. > > > > > > > > Signed-off-by: Artur Rojek <contact@artur-rojek.eu> > > > > > > Reviewed-by: Geert Uytterhoeven <geert+renesas@glider.be> > > > > I assume we can't find a commit for the Fixes tag? Looking at the "git blame" > > for the Kconfig file, it seems the corresponding lines were changed before > > the source tree was imported into git in 1da177e4c3f4. > > I don't think Fixes has much relevance, as the issue is present in all > LTS kernel versions that are still maintained. > The stable machinery AI will just pick it up, based on the word "correct" in > the description. Ah, I didn't know about that. Thanks for the clarification. Adrian
diff --git a/arch/sh/drivers/dma/Kconfig b/arch/sh/drivers/dma/Kconfig index 7d54f284ce10..4494d09597e9 100644 --- a/arch/sh/drivers/dma/Kconfig +++ b/arch/sh/drivers/dma/Kconfig @@ -28,8 +28,9 @@ config SH_DMA_API config NR_ONCHIP_DMA_CHANNELS int depends on SH_DMA - default "4" if CPU_SUBTYPE_SH7750 || CPU_SUBTYPE_SH7751 || \ - CPU_SUBTYPE_SH7750S || CPU_SUBTYPE_SH7091 + default "4" if CPU_SUBTYPE_SH7709 || CPU_SUBTYPE_SH7750 || \ + CPU_SUBTYPE_SH7751 || CPU_SUBTYPE_SH7750S || \ + CPU_SUBTYPE_SH7091 default "8" if CPU_SUBTYPE_SH7750R || CPU_SUBTYPE_SH7751R || \ CPU_SUBTYPE_SH7760 default "12" if CPU_SUBTYPE_SH7723 || CPU_SUBTYPE_SH7780 || \ @@ -37,8 +38,9 @@ config NR_ONCHIP_DMA_CHANNELS default "6" help This allows you to specify the number of channels that the on-chip - DMAC supports. This will be 4 for SH7750/SH7751/Sh7750S/SH7091 and 8 for the - SH7750R/SH7751R/SH7760, 12 for the SH7723/SH7780/SH7785/SH7724, default is 6. + DMAC supports. This will be 4 for SH7709/SH7750/SH7751/Sh7750S/SH7091 + and 8 for the SH7750R/SH7751R/SH7760, 12 for the SH7723/SH7780/SH7785/SH7724, + default is 6. config SH_DMABRG bool "SH7760 DMABRG support"