From patchwork Fri May 5 12:01:07 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Runyang Chen X-Patchwork-Id: 90419 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a59:b0ea:0:b0:3b6:4342:cba0 with SMTP id b10csp351365vqo; Fri, 5 May 2023 05:10:15 -0700 (PDT) X-Google-Smtp-Source: ACHHUZ7CyPjkiFXKCiiXoBvkhCVq/IGNMuOZurpDhVhJJYVjKF1s50aTCyWX5Vath9HqijOmRym2 X-Received: by 2002:a17:90b:4b0b:b0:24d:d7fd:86c0 with SMTP id lx11-20020a17090b4b0b00b0024dd7fd86c0mr1277315pjb.14.1683288615034; Fri, 05 May 2023 05:10:15 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1683288615; cv=none; d=google.com; s=arc-20160816; b=tuxeE3dfWBQnS3F/YxueY6xJ44ns1HgxefvlRzexQjNnAuc/t/UuzQ6D/l6dxtGhNn JvHvzIZEe0I92B8UL+HJdlEGnJJLE68PikCKnRZk5E1SRBkv7IlFh7UmgjWXS5RKRhSR rlP1US4NsTw31wHJjgBthi2oPmOLJ+pzbbpTYaOD4PVX3uho4LgJQUd6vaFtgQblyDMU mkyilrhHVCj0SzFqVRblHuQODQb3BXn0zJNUdlnDOfo+rf8VQubZ0ZpUvZh/qlZssqCn D3KJeOcGlcKOzpGwxIRlJBtY6XUagij3GgVIgM9tQkk1H8kWPzYDz0Pw8++z3Ei9Wj9T kc8w== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:dkim-signature; bh=pOrQr6QEU2G2ijP/jN+RGrACDFtVsb8Zfg2HjNsvpcg=; b=jpJkdHOmuhfNKIsjuTHCsC42Axi+r0L5fGoh9BqNioVIqrGHO/QT3VTZZiTW0+/vP2 /saNv8SHMgVWKsJlgSgF9A1DaT9nDZazoqp82n6s+KFA+1PRLruYQGIwpeCOfuC3Yyut HERNGPtKXeC5331dB//PeR/SKOaKOtOWkZ2+10Xyl0ou7vV0U/Qevoy6F5phRgjbnDMS FF4GVDJg9vOmWWheo/YAWnliyPIlf/4o19o9pJn4dYEbLJTSyaXLBYD4UwOP+dnreJkO DYBW0ZPmykBaFxa+11ShaJ6MUP8Ep0/6V+zwULmu/X7oRNRHq3aLS6Lw0l3v8BcIhnbB 3rrw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@mediatek.com header.s=dk header.b=i7a70rXa; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=mediatek.com Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id i6-20020a17090a974600b0023409b3983fsi11132275pjw.99.2023.05.05.05.09.58; Fri, 05 May 2023 05:10:15 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@mediatek.com header.s=dk header.b=i7a70rXa; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=mediatek.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S232025AbjEEMB2 (ORCPT + 99 others); Fri, 5 May 2023 08:01:28 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:53832 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S232008AbjEEMBX (ORCPT ); Fri, 5 May 2023 08:01:23 -0400 Received: from mailgw01.mediatek.com (unknown [60.244.123.138]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id EE7FC30F7; Fri, 5 May 2023 05:01:21 -0700 (PDT) X-UUID: 89897de4eb3c11ed9cb5633481061a41-20230505 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=mediatek.com; s=dk; h=Content-Type:MIME-Version:References:In-Reply-To:Message-ID:Date:Subject:CC:To:From; bh=pOrQr6QEU2G2ijP/jN+RGrACDFtVsb8Zfg2HjNsvpcg=; b=i7a70rXal2xh7rK2iSdikGwZUblSLdQbYuQ+POW3lyhW/bh7Z0DYstjtDn987TpuUhc3Z4zqeUAyfdYILV2GO7rhgHO7hitr+F7TmneXNiTvCm/Y+Z9nM051pbMZkvp6CFVkaHhfbvsrIg7JvJSLqp4P2jQz4fxrYLsOPSZDrpU=; X-CID-P-RULE: Release_Ham X-CID-O-INFO: VERSION:1.1.23,REQID:5dc20028-cb46-43a1-bf9c-a07fc9c243c5,IP:0,U RL:0,TC:0,Content:0,EDM:0,RT:0,SF:0,FILE:0,BULK:0,RULE:Release_Ham,ACTION: release,TS:0 X-CID-META: VersionHash:697ab71,CLOUDID:079eeabf-e32c-4c97-918d-fbb3fc224d4e,B ulkID:nil,BulkQuantity:0,Recheck:0,SF:102,TC:nil,Content:0,EDM:-3,IP:nil,U RL:0,File:nil,Bulk:nil,QS:nil,BEC:nil,COL:0,OSI:0,OSA:0,AV:0 X-CID-BVR: 0,NGT X-CID-BAS: 0,NGT,0,_ X-UUID: 89897de4eb3c11ed9cb5633481061a41-20230505 Received: from mtkmbs10n2.mediatek.inc [(172.21.101.183)] by mailgw01.mediatek.com (envelope-from ) (Generic MTA with TLSv1.2 ECDHE-RSA-AES256-GCM-SHA384 256/256) with ESMTP id 1073745475; Fri, 05 May 2023 20:01:15 +0800 Received: from mtkmbs13n1.mediatek.inc (172.21.101.193) by mtkmbs13n1.mediatek.inc (172.21.101.193) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1118.25; Fri, 5 May 2023 20:01:15 +0800 Received: from mhfsdcap04.gcn.mediatek.inc (10.17.3.154) by mtkmbs13n1.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.2.1118.25 via Frontend Transport; Fri, 5 May 2023 20:01:14 +0800 From: Runyang Chen To: Michael Turquette , Stephen Boyd , Matthias Brugger , AngeloGioacchino Del Regno , Philipp Zabel , Rob Herring , Krzysztof Kozlowski CC: , , , , , Runyang Chen , Runyang Chen Subject: [PATCH 1/2] dt-bindings: reset: mt8188: add thermal reset control bit Date: Fri, 5 May 2023 20:01:07 +0800 Message-ID: <20230505120108.26603-2-runyang.chen@mediatek.com> X-Mailer: git-send-email 2.9.2 In-Reply-To: <20230505120108.26603-1-runyang.chen@mediatek.com> References: <20230505120108.26603-1-runyang.chen@mediatek.com> MIME-Version: 1.0 X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_MSPIKE_H2,SPF_HELO_PASS, SPF_PASS,T_SCC_BODY_TEXT_LINE,UNPARSEABLE_RELAY autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1765056042927372207?= X-GMAIL-MSGID: =?utf-8?q?1765056042927372207?= To support reset of infra_ao, add the index of infra_ao reset of thermal for MT8188. Signed-off-by: Runyang Chen --- include/dt-bindings/reset/mt8188-resets.h | 5 +++++ 1 file changed, 5 insertions(+) diff --git a/include/dt-bindings/reset/mt8188-resets.h b/include/dt-bindings/reset/mt8188-resets.h index 377cdfda82a9..ba9a5e9b8899 100644 --- a/include/dt-bindings/reset/mt8188-resets.h +++ b/include/dt-bindings/reset/mt8188-resets.h @@ -33,4 +33,9 @@ #define MT8188_TOPRGU_SW_RST_NUM 24 +/* INFRA resets */ +#define MT8188_INFRA_RST1_THERMAL_MCU_RST 0 +#define MT8188_INFRA_RST1_THERMAL_CTRL_RST 1 +#define MT8188_INFRA_RST3_PTP_CTRL_RST 2 + #endif /* _DT_BINDINGS_RESET_CONTROLLER_MT8188 */