From patchwork Tue Apr 25 13:16:06 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Jayesh Choudhary X-Patchwork-Id: 87400 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a59:b0ea:0:b0:3b6:4342:cba0 with SMTP id b10csp3404909vqo; Tue, 25 Apr 2023 06:28:34 -0700 (PDT) X-Google-Smtp-Source: AKy350bp+x2rqnXk/C4s7525htON0q38cVjrAiriChQbHMuNMaX3e5yVM1k9Nz+zKWOZd7wDw1bX X-Received: by 2002:a17:903:182:b0:1a1:d54b:71df with SMTP id z2-20020a170903018200b001a1d54b71dfmr18471965plg.0.1682429313959; Tue, 25 Apr 2023 06:28:33 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1682429313; cv=none; d=google.com; s=arc-20160816; b=KQGC1oSVqpbupkRELwh76Rptphn5aJw4fZj5L7R+T9cVBbKeb56OiWVAQCcyTa+L90 X4whATw5Uywc/ERDUhsez58YPC5E3Q+g1jykcdJv/oersGZM+qSIqGJD/eoQ7RlIcWea 8Q/6a9Ms1POeIM2Yz8Bdmr3NKPkJ/HbWmN3b3SgQn+3PYu0gNYtujnKnCJwWOhc5h7be j0UpDfjIkh1rAAUHVzidR2REOXMkNRH6+KuHMz4TYWmZzdE3nsZg8PYE/WrdrL7I/HTu UUDMblYC2X1reEIxcXXaoENLdRBcl8GxdUdM9fcg2rkvibV1t/5q79/AGJuVreK6Lcz5 r84g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=+7Yu9uEuFKGRL5p/uhpZOdNdKieUYVOFyiLTIXw0+1A=; b=SloP8pYTxt2/R2bU/aOJgEu2VDShNEf11arpLoZYPs8ATgMGoh9KE5sR0Mwrg/wkiy j0gIW6Soej6Oe/Lgtc3vlYpJcpHZURbCT73krDgLMXfx5GD0a2+LNYqmXZjm/niQ7Ssj Fb0aeL7u1HtYAZHHlKCC6S3BMP3ZwcGe+y08xab5Gq9A1a86yfi7KFnyIfynWs6gYBzb O0LLoWmrxC+6T4LC1bSkGL4WKKiy/9X9RFUoEKB3SUelZE+sUHwzZcawteOpFp7Nuh8Y qCrY332BtEgOocg5/g27TFvwUO2rDnRAd1PE9L6QAeGyNgwMUJz6sbKeTDIEEtdVZSGa l/MA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=tFlV4vVn; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id j1-20020a170902da8100b001a920be2722si15301549plx.610.2023.04.25.06.28.07; Tue, 25 Apr 2023 06:28:33 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=tFlV4vVn; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S234137AbjDYNQk (ORCPT + 99 others); Tue, 25 Apr 2023 09:16:40 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:44374 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S234038AbjDYNQ2 (ORCPT ); Tue, 25 Apr 2023 09:16:28 -0400 Received: from fllv0016.ext.ti.com (fllv0016.ext.ti.com [198.47.19.142]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id D3EBB2D79; Tue, 25 Apr 2023 06:16:20 -0700 (PDT) Received: from fllv0035.itg.ti.com ([10.64.41.0]) by fllv0016.ext.ti.com (8.15.2/8.15.2) with ESMTP id 33PDGEm9041617; Tue, 25 Apr 2023 08:16:14 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1682428574; bh=+7Yu9uEuFKGRL5p/uhpZOdNdKieUYVOFyiLTIXw0+1A=; h=From:To:CC:Subject:Date:In-Reply-To:References; b=tFlV4vVnpX3iRvAou6mXksQDmJ1CMahv/vGAjVBROh0mu0E+j76YrsKitq4wzSsuC j1EM8FbrTJe1CjGjZF9Q+ZJokmMiWxhLY0Q1JRf8Jq9/IBUyLR4R2ky1liP5dLP6AQ JPlsKVi1CCQM3lyujC2gaWKdd4Ko6lOKVJQBxwa8= Received: from DLEE102.ent.ti.com (dlee102.ent.ti.com [157.170.170.32]) by fllv0035.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 33PDGEA4062005 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Tue, 25 Apr 2023 08:16:14 -0500 Received: from DLEE112.ent.ti.com (157.170.170.23) by DLEE102.ent.ti.com (157.170.170.32) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.16; Tue, 25 Apr 2023 08:16:14 -0500 Received: from fllv0040.itg.ti.com (10.64.41.20) by DLEE112.ent.ti.com (157.170.170.23) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.16 via Frontend Transport; Tue, 25 Apr 2023 08:16:14 -0500 Received: from localhost (ileaxei01-snat2.itg.ti.com [10.180.69.6]) by fllv0040.itg.ti.com (8.15.2/8.15.2) with ESMTP id 33PDGDHs025479; Tue, 25 Apr 2023 08:16:14 -0500 From: Jayesh Choudhary To: , , CC: , , , , , , , Subject: [PATCH v4 4/5] arm64: dts: ti: k3-j784s4-main: Add DSS and DP-bridge node Date: Tue, 25 Apr 2023 18:46:06 +0530 Message-ID: <20230425131607.290707-5-j-choudhary@ti.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20230425131607.290707-1-j-choudhary@ti.com> References: <20230425131607.290707-1-j-choudhary@ti.com> MIME-Version: 1.0 X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 X-Spam-Status: No, score=-4.6 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_MED, SPF_HELO_PASS,SPF_PASS,T_SCC_BODY_TEXT_LINE,URIBL_BLOCKED autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1764155000241909638?= X-GMAIL-MSGID: =?utf-8?q?1764155000241909638?= From: Rahul T R Add DSS and DP-bridge node for J784S4 SoC. DSS IP in J784S4 is same as DSS IP in J721E, so same compatible is being used. The DP is Cadence MHDP8546. Signed-off-by: Rahul T R [j-choudhary@ti.com: move dss & mhdp node together in main, fix dss node] Signed-off-by: Jayesh Choudhary --- arch/arm64/boot/dts/ti/k3-j784s4-main.dtsi | 73 ++++++++++++++++++++++ 1 file changed, 73 insertions(+) diff --git a/arch/arm64/boot/dts/ti/k3-j784s4-main.dtsi b/arch/arm64/boot/dts/ti/k3-j784s4-main.dtsi index 9578c92a716a..fc3ffb252fa4 100644 --- a/arch/arm64/boot/dts/ti/k3-j784s4-main.dtsi +++ b/arch/arm64/boot/dts/ti/k3-j784s4-main.dtsi @@ -1374,4 +1374,77 @@ main_spi7: spi@2170000 { clocks = <&k3_clks 383 1>; status = "disabled"; }; + + mhdp: dp-bridge@a000000 { + compatible = "ti,j721e-mhdp8546"; + + reg = <0x0 0xa000000 0x0 0x30a00>, + <0x0 0x4f40000 0x0 0x20>; + reg-names = "mhdptx", "j721e-intg"; + + clocks = <&k3_clks 217 11>; + + interrupt-parent = <&gic500>; + interrupts = ; + + power-domains = <&k3_pds 217 TI_SCI_PD_EXCLUSIVE>; + + status = "disabled"; + + dp0_ports: ports { + #address-cells = <1>; + #size-cells = <0>; + }; + }; + + dss: dss@4a00000 { + compatible = "ti,j721e-dss"; + reg = <0x00 0x04a00000 0x00 0x10000>, /* common_m */ + <0x00 0x04a10000 0x00 0x10000>, /* common_s0*/ + <0x00 0x04b00000 0x00 0x10000>, /* common_s1*/ + <0x00 0x04b10000 0x00 0x10000>, /* common_s2*/ + <0x00 0x04a20000 0x00 0x10000>, /* vidl1 */ + <0x00 0x04a30000 0x00 0x10000>, /* vidl2 */ + <0x00 0x04a50000 0x00 0x10000>, /* vid1 */ + <0x00 0x04a60000 0x00 0x10000>, /* vid2 */ + <0x00 0x04a70000 0x00 0x10000>, /* ovr1 */ + <0x00 0x04a90000 0x00 0x10000>, /* ovr2 */ + <0x00 0x04ab0000 0x00 0x10000>, /* ovr3 */ + <0x00 0x04ad0000 0x00 0x10000>, /* ovr4 */ + <0x00 0x04a80000 0x00 0x10000>, /* vp1 */ + <0x00 0x04aa0000 0x00 0x10000>, /* vp1 */ + <0x00 0x04ac0000 0x00 0x10000>, /* vp1 */ + <0x00 0x04ae0000 0x00 0x10000>, /* vp4 */ + <0x00 0x04af0000 0x00 0x10000>; /* wb */ + + reg-names = "common_m", "common_s0", + "common_s1", "common_s2", + "vidl1", "vidl2","vid1","vid2", + "ovr1", "ovr2", "ovr3", "ovr4", + "vp1", "vp2", "vp3", "vp4", + "wb"; + + clocks = <&k3_clks 218 0>, + <&k3_clks 218 2>, + <&k3_clks 218 5>, + <&k3_clks 218 14>, + <&k3_clks 218 18>; + clock-names = "fck", "vp1", "vp2", "vp3", "vp4"; + + power-domains = <&k3_pds 218 TI_SCI_PD_EXCLUSIVE>; + + interrupts = , + , + , + ; + interrupt-names = "common_m", + "common_s0", + "common_s1", + "common_s2"; + + status = "disabled"; + + dss_ports: ports { + }; + }; };