From patchwork Tue Apr 25 13:16:03 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Jayesh Choudhary X-Patchwork-Id: 87397 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a59:b0ea:0:b0:3b6:4342:cba0 with SMTP id b10csp3398300vqo; Tue, 25 Apr 2023 06:18:05 -0700 (PDT) X-Google-Smtp-Source: AKy350Yt9Z2Ek8CD4yJcbUFrTomQYzOnyr2upi/QT01OEQqAA2t8dV1gxVgRkCoH/HY4A4kRQ/Z9 X-Received: by 2002:a05:6a20:914d:b0:f2:bb3f:3b15 with SMTP id x13-20020a056a20914d00b000f2bb3f3b15mr16644527pzc.43.1682428685520; Tue, 25 Apr 2023 06:18:05 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1682428685; cv=none; d=google.com; s=arc-20160816; b=dCaOLRiOdbpUdhFBkWY0iavMz7YuGlSLeaNiZnaeswIdwIpp2hh4SOQyrYFOWbXPGb 2GDRxPkvuvHuvra+UpiWR0LalCRqrhXmbvtalssvC779F0JqOP/DbrTRktGb76ZdVpqa l/2LqOh+h2JGUAAQGpbxo0Jq+nFf6Fn0JJac+hyMIZdEXkuWbiZHLoB3fN9NHsFfm47W KOUGm7muBWcpOe/ijCAvwWtt1cDKZgalXbj9xYbjKtdyhwihA7uvUw4Ew8niyFLxlZLb TwXRdf+zINLpKx34hhVoPI9fC1gLwCvVETT1u4PVLNXdfmAtmMBOZML7d1uQZe4wjWa8 /vig== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=cfTsryCJSzvdJgQbxmkYonliSoRolSSNGlJZ9bAMWzw=; b=1CVwUs2gKA0T7Lforwmc8I0FK7iHmkE4nNlC8TGgpGNRenOR+/CbJG6v3E3qbCAMay lIVtQd0DFDiRt+pB3EgkXEyYPlCXgKRyYHdyT9EkLKseEHV28rmsyx9NzxDNIoeuGYAQ 3hRiWkgU1GyCyfmxdoiiY0ZjMdnKnCVV+5ve+rKqcu+5g6aQS6DsTMn++FI4xhnPHAHE HLwWnnfMO9Gbtf+KaUsR2A1xJ5LYpCXfIPj3uJvLLoKDN6xtitBGidGkU3yp8H//ZDWy nEfryWEBrtdvP+pQazs9/mBzH8SpBN9Q+N+IajdH4Bj7c1ram8PPErq6cCZ/eJq+LC1X yojg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b="Uc/IEpcO"; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id b5-20020a621b05000000b0063d3867ecf1si13604956pfb.89.2023.04.25.06.17.50; Tue, 25 Apr 2023 06:18:05 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b="Uc/IEpcO"; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S234110AbjDYNQa (ORCPT + 99 others); Tue, 25 Apr 2023 09:16:30 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:44300 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S233685AbjDYNQ0 (ORCPT ); Tue, 25 Apr 2023 09:16:26 -0400 Received: from fllv0016.ext.ti.com (fllv0016.ext.ti.com [198.47.19.142]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 988BDD313; Tue, 25 Apr 2023 06:16:20 -0700 (PDT) Received: from lelv0265.itg.ti.com ([10.180.67.224]) by fllv0016.ext.ti.com (8.15.2/8.15.2) with ESMTP id 33PDGATs041597; Tue, 25 Apr 2023 08:16:10 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1682428570; bh=cfTsryCJSzvdJgQbxmkYonliSoRolSSNGlJZ9bAMWzw=; h=From:To:CC:Subject:Date:In-Reply-To:References; b=Uc/IEpcOFUWi7pmvJoBbU6snetZxfYqN1dJYv70gL9UxG/R8PBZ+Mmrc3gpbIYN3e mx2kG04d7mzwlT2HFginFoP160XH4YxRCDv+SGINpUzrbtLxFdxNk9/Clffj8n3nFt B3r0oG5HHIebxuCPlbJAzP5+qh1NZf+E8ucCGlzE= Received: from DFLE110.ent.ti.com (dfle110.ent.ti.com [10.64.6.31]) by lelv0265.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 33PDGArJ002162 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Tue, 25 Apr 2023 08:16:10 -0500 Received: from DFLE113.ent.ti.com (10.64.6.34) by DFLE110.ent.ti.com (10.64.6.31) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.16; Tue, 25 Apr 2023 08:16:10 -0500 Received: from lelv0327.itg.ti.com (10.180.67.183) by DFLE113.ent.ti.com (10.64.6.34) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.16 via Frontend Transport; Tue, 25 Apr 2023 08:16:10 -0500 Received: from localhost (ileaxei01-snat2.itg.ti.com [10.180.69.6]) by lelv0327.itg.ti.com (8.15.2/8.15.2) with ESMTP id 33PDG9fA070976; Tue, 25 Apr 2023 08:16:09 -0500 From: Jayesh Choudhary To: , , CC: , , , , , , , Subject: [PATCH v4 1/5] arm64: dts: ti: k3-j784s4-main: Add system controller and SERDES lane mux Date: Tue, 25 Apr 2023 18:46:03 +0530 Message-ID: <20230425131607.290707-2-j-choudhary@ti.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20230425131607.290707-1-j-choudhary@ti.com> References: <20230425131607.290707-1-j-choudhary@ti.com> MIME-Version: 1.0 X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 X-Spam-Status: No, score=-4.6 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_MED, SPF_HELO_PASS,SPF_PASS,T_SCC_BODY_TEXT_LINE,URIBL_BLOCKED autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1764154341154847770?= X-GMAIL-MSGID: =?utf-8?q?1764154341154847770?= From: Siddharth Vadapalli The system controller node manages the CTRL_MMR0 region. Add serdes_ln_ctrl node which is used for controlling the SERDES lane mux. Signed-off-by: Siddharth Vadapalli [j-choudhary@ti.com: Add reg property to fix dtc warning] Signed-off-by: Jayesh Choudhary --- arch/arm64/boot/dts/ti/k3-j784s4-main.dtsi | 23 ++++++++++++++++++++++ 1 file changed, 23 insertions(+) diff --git a/arch/arm64/boot/dts/ti/k3-j784s4-main.dtsi b/arch/arm64/boot/dts/ti/k3-j784s4-main.dtsi index e9169eb358c1..29be6d28ee31 100644 --- a/arch/arm64/boot/dts/ti/k3-j784s4-main.dtsi +++ b/arch/arm64/boot/dts/ti/k3-j784s4-main.dtsi @@ -5,6 +5,9 @@ * Copyright (C) 2022 Texas Instruments Incorporated - https://www.ti.com/ */ +#include +#include + &cbass_main { msmc_ram: sram@70000000 { compatible = "mmio-sram"; @@ -26,6 +29,26 @@ l3cache-sram@200000 { }; }; + scm_conf: syscon@100000 { + compatible = "ti,j721e-system-controller", "syscon", "simple-mfd"; + reg = <0x00 0x00100000 0x00 0x1c000>; + #address-cells = <1>; + #size-cells = <1>; + ranges = <0x00 0x00 0x00100000 0x1c000>; + + serdes_ln_ctrl: mux-controller@4080 { + compatible = "mmio-mux"; + reg = <0x00004080 0x30>; + #mux-control-cells = <1>; + mux-reg-masks = <0x4080 0x3>, <0x4084 0x3>, /* SERDES0 lane0/1 select */ + <0x4088 0x3>, <0x408c 0x3>, /* SERDES0 lane2/3 select */ + <0x4090 0x3>, <0x4094 0x3>, /* SERDES1 lane0/1 select */ + <0x4098 0x3>, <0x409c 0x3>, /* SERDES1 lane2/3 select */ + <0x40a0 0x3>, <0x40a4 0x3>, /* SERDES2 lane0/1 select */ + <0x40a8 0x3>, <0x40ac 0x3>; /* SERDES2 lane2/3 select */ + }; + }; + gic500: interrupt-controller@1800000 { compatible = "arm,gic-v3"; #address-cells = <2>;