Message ID | 20230421124938.21974-2-quic_devipriy@quicinc.com |
---|---|
State | New |
Headers |
Return-Path: <linux-kernel-owner@vger.kernel.org> Delivered-To: ouuuleilei@gmail.com Received: by 2002:a59:b0ea:0:b0:3b6:4342:cba0 with SMTP id b10csp1041417vqo; Fri, 21 Apr 2023 05:52:14 -0700 (PDT) X-Google-Smtp-Source: AKy350Z31vbTuo1RHOT04BkJ09/uXicv1RWureVzapvHNYyg/hlpSKq1gf58JxXTGvJA/6voyi+3 X-Received: by 2002:a05:6a20:3953:b0:f2:4c39:8028 with SMTP id r19-20020a056a20395300b000f24c398028mr3392010pzg.21.1682081533955; Fri, 21 Apr 2023 05:52:13 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1682081533; cv=none; d=google.com; s=arc-20160816; b=suc3hT6nyaxbm10ItMPEC1cQnJ227XFC7VqQ8ayw5nwDu+k7q3J5XU+VXPqlWcG0hr abIufBGYSxHO58/lPPrI7AhQaaf7vvM57ITG9NtTTH9/OgHO4eZyye4wATB1w7xUA9Pr h3V9J2my7X32yUnuQtdqARcxlh1OclRRUzQZmOWVGf1G1oSnImscvq/H6AGCzC+3omDF TTtzTxLQO90DCOo/cXPEzJNG/LGydtF3sws8E5TSNM5wYREGIg4NvR5mWNbTok8R4L4K LLEyqdr1ycXK+hOPAWc1mvY8q5YEMgF7T8/bHxocyjz7FQqfKCQeeDBdGFOGExSrDHRV 6vsA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:dkim-signature; bh=numoxyioGBu+pq4BKD6K1culbAYDUEJaPiAAZn+1GrY=; b=DHHLW2vLXZN8EmGcuedXnvxR0mf5NSi+pXqFeeb1JBWaVWF95rpMr0t/Zk/H+D13oH RGm6r5HyGWv9jwUJj/fQQ2fF1qYh2BLCpVyqrS+Go42CgITB/JPtmGZQJkZzBSLWI0t0 3XNlQcEajogUqHPWppEsw3X0LCQLk4u5DfUtZLFQJ6Y+d23MBRxv4T0iO5RcY/qUQU6V NjkP6Ub8k1Kr1rB/jYkTdp6sukfsJvEw4mvmVLOwxVKz9T02ITq+cqN3cNUWstCG3f7X /ZZnE6Nsh/LBPlZCqlgtJaNw5Eqj3mrBW9eJ2g0wgLAYUSbYlRdsLFbKzxbtkYikvNAn 05sA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcppdkim1 header.b=hTuCLDHo; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id m1-20020a625801000000b00627f03d6e5csi4216450pfb.334.2023.04.21.05.52.02; Fri, 21 Apr 2023 05:52:13 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcppdkim1 header.b=hTuCLDHo; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S232271AbjDUMuR (ORCPT <rfc822;cjcooper78@gmail.com> + 99 others); Fri, 21 Apr 2023 08:50:17 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:52682 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S232263AbjDUMuP (ORCPT <rfc822;linux-kernel@vger.kernel.org>); Fri, 21 Apr 2023 08:50:15 -0400 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 3DC4CBB81; Fri, 21 Apr 2023 05:50:14 -0700 (PDT) Received: from pps.filterd (m0279868.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.17.1.19/8.17.1.19) with ESMTP id 33LBBi2o014141; Fri, 21 Apr 2023 12:50:07 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h=from : to : cc : subject : date : message-id : in-reply-to : references : mime-version : content-type; s=qcppdkim1; bh=numoxyioGBu+pq4BKD6K1culbAYDUEJaPiAAZn+1GrY=; b=hTuCLDHoOh+5l0KogzOvaQatiqy0lWOKE3j6qEn6siRpda0Bmi+RyJ79vfdN1jITZR3/ ycUJDhGubPJvM9/UDEJP2oiuYHHvASPGseBGSqJelLvJH8ug/gBmjios3Bl7zXR8mOo8 kNtrHdIQgzf8wI7PIFIvG8JbVSVN6SlLQjcWeR8JlJD+QrewQ81lXI0oTA/BISPQ6bq1 wMIVOLwL30oQAPGriOZBmKMkQI4rmUe/issO2YzCL4+uK3/Kwtl0zoQfNztkJvD6HHnl TLFMwDFocBduj0YSuJOIEfkimkauVzkpb3cIznOeNiBpkFDLQxFH+IC3cc4lPF179bhb mw== Received: from nalasppmta01.qualcomm.com (Global_NAT1.qualcomm.com [129.46.96.20]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 3q37qftdyy-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Fri, 21 Apr 2023 12:50:07 +0000 Received: from nalasex01a.na.qualcomm.com (nalasex01a.na.qualcomm.com [10.47.209.196]) by NALASPPMTA01.qualcomm.com (8.17.1.5/8.17.1.5) with ESMTPS id 33LCo6du008213 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Fri, 21 Apr 2023 12:50:06 GMT Received: from devipriy-linux.qualcomm.com (10.80.80.8) by nalasex01a.na.qualcomm.com (10.47.209.196) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.42; Fri, 21 Apr 2023 05:49:59 -0700 From: Devi Priya <quic_devipriy@quicinc.com> To: <agross@kernel.org>, <andersson@kernel.org>, <konrad.dybcio@linaro.org>, <lpieralisi@kernel.org>, <kw@linux.com>, <robh@kernel.org>, <bhelgaas@google.com>, <krzysztof.kozlowski+dt@linaro.org>, <mturquette@baylibre.com>, <sboyd@kernel.org>, <mani@kernel.org>, <linux-arm-msm@vger.kernel.org>, <devicetree@vger.kernel.org>, <linux-kernel@vger.kernel.org>, <linux-pci@vger.kernel.org>, <linux-clk@vger.kernel.org> CC: <quic_srichara@quicinc.com>, <quic_sjaganat@quicinc.com>, <quic_kathirav@quicinc.com>, <quic_arajkuma@quicinc.com>, <quic_anusha@quicinc.com>, <quic_ipkumar@quicinc.com> Subject: [PATCH V3 1/6] dt-bindings: clock: Add PCIe pipe clock definitions Date: Fri, 21 Apr 2023 18:19:33 +0530 Message-ID: <20230421124938.21974-2-quic_devipriy@quicinc.com> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20230421124938.21974-1-quic_devipriy@quicinc.com> References: <20230421124938.21974-1-quic_devipriy@quicinc.com> MIME-Version: 1.0 Content-Type: text/plain X-Originating-IP: [10.80.80.8] X-ClientProxiedBy: nasanex01b.na.qualcomm.com (10.46.141.250) To nalasex01a.na.qualcomm.com (10.47.209.196) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-GUID: 09oOTnHJFMbcyMdJsdJnd18mV4XN_s2e X-Proofpoint-ORIG-GUID: 09oOTnHJFMbcyMdJsdJnd18mV4XN_s2e X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.254,Aquarius:18.0.942,Hydra:6.0.573,FMLib:17.11.170.22 definitions=2023-04-21_05,2023-04-21_01,2023-02-09_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 lowpriorityscore=0 mlxscore=0 spamscore=0 clxscore=1015 phishscore=0 priorityscore=1501 bulkscore=0 mlxlogscore=952 impostorscore=0 adultscore=0 suspectscore=0 malwarescore=0 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.12.0-2303200000 definitions=main-2304210111 X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,SPF_HELO_NONE,SPF_PASS, T_SCC_BODY_TEXT_LINE,URIBL_BLOCKED autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: <linux-kernel.vger.kernel.org> X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1763790326371464006?= X-GMAIL-MSGID: =?utf-8?q?1763790326371464006?= |
Series |
Add PCIe support for IPQ9574
|
|
Commit Message
Devi Priya
April 21, 2023, 12:49 p.m. UTC
Add PCIe pipe clock definitions for IPQ9574 SoC. Acked-by: Stephen Boyd <sboyd@kernel.org> Acked-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org> Co-developed-by: Anusha Rao <quic_anusha@quicinc.com> Signed-off-by: Anusha Rao <quic_anusha@quicinc.com> Signed-off-by: Devi Priya <quic_devipriy@quicinc.com> --- Changes in V3: - Picked up the Acked-by tags include/dt-bindings/clock/qcom,ipq9574-gcc.h | 4 ++++ 1 file changed, 4 insertions(+)
diff --git a/include/dt-bindings/clock/qcom,ipq9574-gcc.h b/include/dt-bindings/clock/qcom,ipq9574-gcc.h index 5a2961bfe893..2d7b46027ce9 100644 --- a/include/dt-bindings/clock/qcom,ipq9574-gcc.h +++ b/include/dt-bindings/clock/qcom,ipq9574-gcc.h @@ -210,4 +210,8 @@ #define GCC_SNOC_PCIE1_1LANE_S_CLK 201 #define GCC_SNOC_PCIE2_2LANE_S_CLK 202 #define GCC_SNOC_PCIE3_2LANE_S_CLK 203 +#define GCC_PCIE0_PIPE_CLK 204 +#define GCC_PCIE1_PIPE_CLK 205 +#define GCC_PCIE2_PIPE_CLK 206 +#define GCC_PCIE3_PIPE_CLK 207 #endif