Message ID | 20230414105225.194195-2-n-francis@ti.com |
---|---|
State | New |
Headers |
Return-Path: <linux-kernel-owner@vger.kernel.org> Delivered-To: ouuuleilei@gmail.com Received: by 2002:a59:b0ea:0:b0:3b6:4342:cba0 with SMTP id b10csp289528vqo; Fri, 14 Apr 2023 04:01:42 -0700 (PDT) X-Google-Smtp-Source: AKy350Yxs6j3HXX8ZEYqXY7EBapQI0UXVN4AeG+b1QlB4FZuq9QquGY6A3QEn39Vd1vUjnPyLvla X-Received: by 2002:a05:6a00:1141:b0:634:a563:c9d5 with SMTP id b1-20020a056a00114100b00634a563c9d5mr7325118pfm.2.1681470102232; Fri, 14 Apr 2023 04:01:42 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1681470102; cv=none; d=google.com; s=arc-20160816; b=pQeuJ7FpE8TKJ00nH/6kYQVeXbdad3LLqineB2QaFuRHVu9SyLsKhXNUNvc/+xQB6d t5PVLfXSiCXb9aaqi60zq33YVMj1dJ238DZOP8t3n4Z4nqWVTJOp+Gf8VC21yTSY6jHf ccvhUJ4GqMAz5nUlxm+DBw6BHNHgV55WVor/nvVe+24jt4Dk8i6TeEtIO0eKPVVEPNYA FsMwohYzljVGnQUup3NBJTYlqFRoLZ9WadCRadeJohb4fINGWcCDgLHH5sh1dott0u2h tSGvloG9WMYoxnzP9uwEPOlKFpW0vLaxN4BzaGxkYagiSVyH/YbLCDO9Du6jkhoBvfAw m0tw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=wjW5Q9o+zPh4H7+BmKkO/pXqv81GHjtQdM7IPo0mjJo=; b=0qPm1HwrjUf77SYQqH42rcB521wByxQ+5DQO4qHCGiKL2Y9gyCqw+oWVlEyDD+VOmd 8O8HqH1PO7fFQQRtbv3XeAYh+GiYd4LNr1xZknF9LWYRUP18nDY4QRAE/7abdh571gZg bSWX4rIQPd1fgzd7EZjyWcTECNajmBbv6HoUjDxVJ8KqWuJbDLAPUzOhotApjVdLTbEm KMGWn1MWfKDqB2M1uJN1z//a5xV33NjxfvMuD8y3q+V4CQsh5b535D07RMfDGi7W61s4 9gdkmiQIAZu++p2nBm2HE+ICzZM967liVDaIqW63UmkjeG2mIsCNjyVhAFqUDuJLfNjI ckvg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=WZPibKXa; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id p6-20020a654906000000b005030925d31asi4453312pgs.203.2023.04.14.04.01.26; Fri, 14 Apr 2023 04:01:42 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=WZPibKXa; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S230315AbjDNKwv (ORCPT <rfc822;leviz.kernel.dev@gmail.com> + 99 others); Fri, 14 Apr 2023 06:52:51 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:55498 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230184AbjDNKwq (ORCPT <rfc822;linux-kernel@vger.kernel.org>); Fri, 14 Apr 2023 06:52:46 -0400 Received: from lelv0142.ext.ti.com (lelv0142.ext.ti.com [198.47.23.249]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id F180549E7; Fri, 14 Apr 2023 03:52:44 -0700 (PDT) Received: from lelv0266.itg.ti.com ([10.180.67.225]) by lelv0142.ext.ti.com (8.15.2/8.15.2) with ESMTP id 33EAqWrC022563; Fri, 14 Apr 2023 05:52:32 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1681469552; bh=wjW5Q9o+zPh4H7+BmKkO/pXqv81GHjtQdM7IPo0mjJo=; h=From:To:CC:Subject:Date:In-Reply-To:References; b=WZPibKXaZpeYvLV/YitX7KkMprTMRdIuXq4rSWZmO8J3zIT0Khsd7wWfRNsEnsbjN 6vaWAN5TuVSrXGkaWi5+iG5SWJBNgB3MSSzIqaj9zc4feTw6uvx8nzmq1AQo7A1PSS 4FbMWe1qvNC6c1NvWY9LqoL8TTr394nflKSeXl9w= Received: from DFLE115.ent.ti.com (dfle115.ent.ti.com [10.64.6.36]) by lelv0266.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 33EAqWpL114099 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Fri, 14 Apr 2023 05:52:32 -0500 Received: from DFLE112.ent.ti.com (10.64.6.33) by DFLE115.ent.ti.com (10.64.6.36) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.16; Fri, 14 Apr 2023 05:52:31 -0500 Received: from fllv0040.itg.ti.com (10.64.41.20) by DFLE112.ent.ti.com (10.64.6.33) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.16 via Frontend Transport; Fri, 14 Apr 2023 05:52:31 -0500 Received: from ula0497641.dhcp.ti.com (ileaxei01-snat2.itg.ti.com [10.180.69.6]) by fllv0040.itg.ti.com (8.15.2/8.15.2) with ESMTP id 33EAqPpf077262; Fri, 14 Apr 2023 05:52:29 -0500 From: Neha Malcom Francis <n-francis@ti.com> To: <u-boot@lists.denx.de>, <robh+dt@kernel.org>, <krzysztof.kozlowski+dt@linaro.org>, <devicetree@vger.kernel.org>, <linux-kernel@vger.kernel.org>, <linux-arm-kernel@lists.infradead.org> CC: <n-francis@ti.com>, <nm@ti.com>, <vigneshr@ti.com>, <u-kumar1@ti.com> Subject: [PATCH 1/3] dt-bindings: misc: esm: Add ESM support for TI K3 devices Date: Fri, 14 Apr 2023 16:22:23 +0530 Message-ID: <20230414105225.194195-2-n-francis@ti.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20230414105225.194195-1-n-francis@ti.com> References: <20230414105225.194195-1-n-francis@ti.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Content-Type: text/plain X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 X-Spam-Status: No, score=-4.4 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_MED, SPF_HELO_PASS,SPF_PASS,T_SCC_BODY_TEXT_LINE autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: <linux-kernel.vger.kernel.org> X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1763149193932033361?= X-GMAIL-MSGID: =?utf-8?q?1763149193932033361?= |
Series |
Add support for ESM
|
|
Commit Message
Neha Malcom Francis
April 14, 2023, 10:52 a.m. UTC
Document the binding for TI K3 ESM (Error Signaling Module) block.
Signed-off-by: Neha Malcom Francis <n-francis@ti.com>
---
.../devicetree/bindings/misc/esm-k3.yaml | 54 +++++++++++++++++++
1 file changed, 54 insertions(+)
create mode 100644 Documentation/devicetree/bindings/misc/esm-k3.yaml
Comments
On 14/04/2023 12:52, Neha Malcom Francis wrote: > Document the binding for TI K3 ESM (Error Signaling Module) block. > > Signed-off-by: Neha Malcom Francis <n-francis@ti.com> > --- > .../devicetree/bindings/misc/esm-k3.yaml | 54 +++++++++++++++++++ > 1 file changed, 54 insertions(+) > create mode 100644 Documentation/devicetree/bindings/misc/esm-k3.yaml > > diff --git a/Documentation/devicetree/bindings/misc/esm-k3.yaml b/Documentation/devicetree/bindings/misc/esm-k3.yaml > new file mode 100644 > index 000000000000..5e637add3b0e > --- /dev/null > +++ b/Documentation/devicetree/bindings/misc/esm-k3.yaml Filename matching compatible. Missing vendor prefix and device name. > @@ -0,0 +1,54 @@ > +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) > +# Copyright (C) 2022 Texas Instruments Incorporated > +%YAML 1.2 > +--- > +$id: http://devicetree.org/schemas/misc/esm-k3.yaml# > +$schema: http://devicetree.org/meta-schemas/core.yaml# > + > +title: Texas Instruments K3 ESM Binding Drop: Binding > + > +maintainers: > + - Neha Malcom Francis <n-francis@ti.com> > + > +description: | > + The ESM (Error Signaling Module) is an IP block on TI K3 devices > + that allows handling of safety events somewhat similar to what interrupt > + controller would do. The safety signals have their separate paths within > + the SoC, and they are handld by the ESM, which routes them to the proper typo: handled > + destination, which can be system reset, interrupt controller, etc. In the > + simplest configuration the signals are just routed to reset the SoC. There is no proper bindings directory for ESM? Misc is discouraged. > + > +properties: > + compatible: > + const: ti,j721e-esm > + > + reg: > + items: > + - description: physical address and length of the registers which > + contain revision and debug features Drop useless "physical address and length of the registers which". reg cannot be anything else. > + - description: physical address and length of the registers which > + indicate strapping options > + > + ti,esm-pins: > + $ref: /schemas/types.yaml#/definitions/uint32-array > + description: | Do not need '|' unless you need to preserve formatting. > + integer array of ESM event IDs to route to external event pin which can > + be used to reset the SoC. The array can have an arbitrary amount of event > + IDs listed on it. What is ESM event ID? The property name suggests pins... > + minItems: 1 > + maxItems: 255 > + > +additionalProperties: false > + > +required: > + - compatible > + - reg > + - ti,esm-pins > + > +examples: > + - | > + main_esm: esm@700000 { Drop label. > + compatible = "ti,j721e-esm"; > + reg = <0x0 0x700000 0x0 0x1000>; > + ti,esm-pins = <344>, <345>; > + }; Best regards, Krzysztof
Hi Krzysztof On 14/04/23 17:10, Krzysztof Kozlowski wrote: > On 14/04/2023 12:52, Neha Malcom Francis wrote: >> Document the binding for TI K3 ESM (Error Signaling Module) block. >> >> Signed-off-by: Neha Malcom Francis <n-francis@ti.com> >> --- >> .../devicetree/bindings/misc/esm-k3.yaml | 54 +++++++++++++++++++ >> 1 file changed, 54 insertions(+) >> create mode 100644 Documentation/devicetree/bindings/misc/esm-k3.yaml >> >> diff --git a/Documentation/devicetree/bindings/misc/esm-k3.yaml b/Documentation/devicetree/bindings/misc/esm-k3.yaml >> new file mode 100644 >> index 000000000000..5e637add3b0e >> --- /dev/null >> +++ b/Documentation/devicetree/bindings/misc/esm-k3.yaml > > Filename matching compatible. Missing vendor prefix and device name. > >> @@ -0,0 +1,54 @@ >> +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) >> +# Copyright (C) 2022 Texas Instruments Incorporated >> +%YAML 1.2 >> +--- >> +$id: http://devicetree.org/schemas/misc/esm-k3.yaml# >> +$schema: http://devicetree.org/meta-schemas/core.yaml# >> + >> +title: Texas Instruments K3 ESM Binding > > Drop: Binding > >> + >> +maintainers: >> + - Neha Malcom Francis <n-francis@ti.com> >> + >> +description: | >> + The ESM (Error Signaling Module) is an IP block on TI K3 devices >> + that allows handling of safety events somewhat similar to what interrupt >> + controller would do. The safety signals have their separate paths within >> + the SoC, and they are handld by the ESM, which routes them to the proper > > typo: handled > >> + destination, which can be system reset, interrupt controller, etc. In the >> + simplest configuration the signals are just routed to reset the SoC. > > There is no proper bindings directory for ESM? Misc is discouraged. > There is no other directory I see fit for a block like ESM; it could either remain in misc/ or maybe create a directory error/ for all error signaling and correction mechanisms? I see misc/xlnx,sd-fec.txt that could also go in error/ What do you think is fit? >> + >> +properties: >> + compatible: >> + const: ti,j721e-esm >> + >> + reg: >> + items: >> + - description: physical address and length of the registers which >> + contain revision and debug features > > Drop useless "physical address and length of the registers which". reg > cannot be anything else. > >> + - description: physical address and length of the registers which >> + indicate strapping options >> + >> + ti,esm-pins: >> + $ref: /schemas/types.yaml#/definitions/uint32-array >> + description: | > > Do not need '|' unless you need to preserve formatting. > >> + integer array of ESM event IDs to route to external event pin which can >> + be used to reset the SoC. The array can have an arbitrary amount of event >> + IDs listed on it. > > What is ESM event ID? The property name suggests pins... > > >> + minItems: 1 >> + maxItems: 255 >> + >> +additionalProperties: false >> + >> +required: >> + - compatible >> + - reg >> + - ti,esm-pins >> + >> +examples: >> + - | >> + main_esm: esm@700000 { > > Drop label. > Thanks for the reviews! I'll send v2 after we decide on the location. >> + compatible = "ti,j721e-esm"; >> + reg = <0x0 0x700000 0x0 0x1000>; >> + ti,esm-pins = <344>, <345>; >> + }; > > Best regards, > Krzysztof >
On 17/04/2023 10:56, Neha Malcom Francis wrote: > Hi Krzysztof > > On 14/04/23 17:10, Krzysztof Kozlowski wrote: >> On 14/04/2023 12:52, Neha Malcom Francis wrote: >>> Document the binding for TI K3 ESM (Error Signaling Module) block. >>> >>> Signed-off-by: Neha Malcom Francis <n-francis@ti.com> >>> --- >>> .../devicetree/bindings/misc/esm-k3.yaml | 54 +++++++++++++++++++ >>> 1 file changed, 54 insertions(+) >>> create mode 100644 Documentation/devicetree/bindings/misc/esm-k3.yaml >>> >>> diff --git a/Documentation/devicetree/bindings/misc/esm-k3.yaml b/Documentation/devicetree/bindings/misc/esm-k3.yaml >>> new file mode 100644 >>> index 000000000000..5e637add3b0e >>> --- /dev/null >>> +++ b/Documentation/devicetree/bindings/misc/esm-k3.yaml >> >> Filename matching compatible. Missing vendor prefix and device name. >> >>> @@ -0,0 +1,54 @@ >>> +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) >>> +# Copyright (C) 2022 Texas Instruments Incorporated >>> +%YAML 1.2 >>> +--- >>> +$id: http://devicetree.org/schemas/misc/esm-k3.yaml# >>> +$schema: http://devicetree.org/meta-schemas/core.yaml# >>> + >>> +title: Texas Instruments K3 ESM Binding >> >> Drop: Binding >> >>> + >>> +maintainers: >>> + - Neha Malcom Francis <n-francis@ti.com> >>> + >>> +description: | >>> + The ESM (Error Signaling Module) is an IP block on TI K3 devices >>> + that allows handling of safety events somewhat similar to what interrupt >>> + controller would do. The safety signals have their separate paths within >>> + the SoC, and they are handld by the ESM, which routes them to the proper >> >> typo: handled >> >>> + destination, which can be system reset, interrupt controller, etc. In the >>> + simplest configuration the signals are just routed to reset the SoC. >> >> There is no proper bindings directory for ESM? Misc is discouraged. >> > > There is no other directory I see fit for a block like ESM; it could > either remain in misc/ or maybe create a directory error/ for all error > signaling and correction mechanisms? I see misc/xlnx,sd-fec.txt that > could also go in error/ > > What do you think is fit? I don't know. Maybe it is something like hwmon? Or maybe along with xlnx,sd-fec, tmr-inject and tmr-manager should be moved to some "fault" directory for all fault-management-and-handling hardware? Best regards, Krzysztof
Hi Krzysztof On 18/04/23 21:40, Krzysztof Kozlowski wrote: > On 17/04/2023 10:56, Neha Malcom Francis wrote: >> Hi Krzysztof >> >> On 14/04/23 17:10, Krzysztof Kozlowski wrote: >>> On 14/04/2023 12:52, Neha Malcom Francis wrote: >>>> Document the binding for TI K3 ESM (Error Signaling Module) block. >>>> >>>> Signed-off-by: Neha Malcom Francis <n-francis@ti.com> >>>> --- >>>> .../devicetree/bindings/misc/esm-k3.yaml | 54 +++++++++++++++++++ >>>> 1 file changed, 54 insertions(+) >>>> create mode 100644 Documentation/devicetree/bindings/misc/esm-k3.yaml >>>> >>>> diff --git a/Documentation/devicetree/bindings/misc/esm-k3.yaml b/Documentation/devicetree/bindings/misc/esm-k3.yaml >>>> new file mode 100644 >>>> index 000000000000..5e637add3b0e >>>> --- /dev/null >>>> +++ b/Documentation/devicetree/bindings/misc/esm-k3.yaml >>> >>> Filename matching compatible. Missing vendor prefix and device name. >>> >>>> @@ -0,0 +1,54 @@ >>>> +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) >>>> +# Copyright (C) 2022 Texas Instruments Incorporated >>>> +%YAML 1.2 >>>> +--- >>>> +$id: http://devicetree.org/schemas/misc/esm-k3.yaml# >>>> +$schema: http://devicetree.org/meta-schemas/core.yaml# >>>> + >>>> +title: Texas Instruments K3 ESM Binding >>> >>> Drop: Binding >>> >>>> + >>>> +maintainers: >>>> + - Neha Malcom Francis <n-francis@ti.com> >>>> + >>>> +description: | >>>> + The ESM (Error Signaling Module) is an IP block on TI K3 devices >>>> + that allows handling of safety events somewhat similar to what interrupt >>>> + controller would do. The safety signals have their separate paths within >>>> + the SoC, and they are handld by the ESM, which routes them to the proper >>> >>> typo: handled >>> >>>> + destination, which can be system reset, interrupt controller, etc. In the >>>> + simplest configuration the signals are just routed to reset the SoC. >>> >>> There is no proper bindings directory for ESM? Misc is discouraged. >>> >> >> There is no other directory I see fit for a block like ESM; it could >> either remain in misc/ or maybe create a directory error/ for all error >> signaling and correction mechanisms? I see misc/xlnx,sd-fec.txt that >> could also go in error/ >> >> What do you think is fit? > > I don't know. Maybe it is something like hwmon? Or maybe along with > xlnx,sd-fec, tmr-inject and tmr-manager should be moved to some "fault" > directory for all fault-management-and-handling hardware? > I think hwmon would be a fit for now. Maybe we can move to a common fault directory in a future patch if there is enough bindings. > Best regards, > Krzysztof >
diff --git a/Documentation/devicetree/bindings/misc/esm-k3.yaml b/Documentation/devicetree/bindings/misc/esm-k3.yaml new file mode 100644 index 000000000000..5e637add3b0e --- /dev/null +++ b/Documentation/devicetree/bindings/misc/esm-k3.yaml @@ -0,0 +1,54 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +# Copyright (C) 2022 Texas Instruments Incorporated +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/misc/esm-k3.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Texas Instruments K3 ESM Binding + +maintainers: + - Neha Malcom Francis <n-francis@ti.com> + +description: | + The ESM (Error Signaling Module) is an IP block on TI K3 devices + that allows handling of safety events somewhat similar to what interrupt + controller would do. The safety signals have their separate paths within + the SoC, and they are handld by the ESM, which routes them to the proper + destination, which can be system reset, interrupt controller, etc. In the + simplest configuration the signals are just routed to reset the SoC. + +properties: + compatible: + const: ti,j721e-esm + + reg: + items: + - description: physical address and length of the registers which + contain revision and debug features + - description: physical address and length of the registers which + indicate strapping options + + ti,esm-pins: + $ref: /schemas/types.yaml#/definitions/uint32-array + description: | + integer array of ESM event IDs to route to external event pin which can + be used to reset the SoC. The array can have an arbitrary amount of event + IDs listed on it. + minItems: 1 + maxItems: 255 + +additionalProperties: false + +required: + - compatible + - reg + - ti,esm-pins + +examples: + - | + main_esm: esm@700000 { + compatible = "ti,j721e-esm"; + reg = <0x0 0x700000 0x0 0x1000>; + ti,esm-pins = <344>, <345>; + };