From patchwork Wed Apr 12 05:38:22 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Jacky Huang X-Patchwork-Id: 82259 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a59:b0ea:0:b0:3b6:4342:cba0 with SMTP id b10csp87790vqo; Tue, 11 Apr 2023 22:47:11 -0700 (PDT) X-Google-Smtp-Source: AKy350a1BsmH4xJFLM4csacBKQ8ILVTaorJHjQhnXNfdY0WPcYowBOoIWuQm6anGN65prSExyYYa X-Received: by 2002:a17:902:b197:b0:1a1:b9e6:2896 with SMTP id s23-20020a170902b19700b001a1b9e62896mr1079802plr.45.1681278431671; Tue, 11 Apr 2023 22:47:11 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1681278431; cv=none; d=google.com; s=arc-20160816; b=IZCw0Wvq3CFum4bKKeDYe4cnsolEmNF+/buBLHC5cOD3M/X/kWOwfgl+qbahbP5k0k Wz+mBVcdTtrPGWqnLVkXGn/onD+EH7DEuLGeR0YNGKeuXgo+B9nvdJGOZTK21gQ4MymV KFbDd4Q7LcFovv8uA9Z5T/QT0ZrWk2L9wK19urDBK8TeA41GMInQTkEeYLCUfXxJnjGb wKQWx8hzIuTbnYJcMEl1l/Y7BqVidYl/uEw4CQhkLWXMLnhZCrRj2cPPWupAmffOOQ21 AYPzVMzNqgoM8AbMlyNSphHhauNPplxTYGoirMRyNsT2iEMFCxhExHRcRE+0J7D5R41N TAuQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=8275WmJcZohl1YePiKxqSv7qR+Htj9bK/LOKqxJaYZc=; b=tnDUmPT6T2hm0JXRO6VyvjbyIUYV+z5vZMfNmGslqmN09yjDW+vcBn1HuZjW7DOVbP Ql/cEaXZuWEemBhBlgYAN6Q0VSyyo4EgEllwoGWeOIYGMThMJeypp5t0I6FDkcKnX+Ii OajIk5bEoYIHBcq0gXZ9ZvkPeGOCNcv4ynsgagncEXqriwFLsqWjNVqEGJd4vHc98tpi g/XQy5wZ8edVwY8JhP6R7Iv45MHDVv8YIJFJH/dSk85sizT5mPdd9DgP/Q46kOhsoyY2 ctpu3HgwM8aowhM0Tq3blTRN52/mWLjvoAeHiAisrVR+SNGCyOCUzHJCZy9xQ0LyPLlF TKNw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@gmail.com header.s=20221208 header.b=Ms8DPdPS; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id h3-20020a170902704300b001a65fdb9d8fsi1907702plt.239.2023.04.11.22.46.59; Tue, 11 Apr 2023 22:47:11 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@gmail.com header.s=20221208 header.b=Ms8DPdPS; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S229800AbjDLFjz (ORCPT + 99 others); Wed, 12 Apr 2023 01:39:55 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:51632 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229799AbjDLFj2 (ORCPT ); Wed, 12 Apr 2023 01:39:28 -0400 Received: from mail-pj1-x1030.google.com (mail-pj1-x1030.google.com [IPv6:2607:f8b0:4864:20::1030]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id AD5665598; Tue, 11 Apr 2023 22:39:05 -0700 (PDT) Received: by mail-pj1-x1030.google.com with SMTP id v9so15710190pjk.0; Tue, 11 Apr 2023 22:39:05 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20221208; t=1681277941; x=1683869941; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=8275WmJcZohl1YePiKxqSv7qR+Htj9bK/LOKqxJaYZc=; b=Ms8DPdPS+4Ulp4Xp9gYRLU3fZRw9/8wismNaxI3IxvTLL14ExBktGO/lQL3e8fK8os 45cjnRMUMRx/P0kRjhusS7Js3fayuoR9sOSbs+3md9vp3A8JNZv/H7BgexVAj5VBAEI+ g5nTREtOm12tI3Ax/+Mg9sYdPIFdqz0haU5M+rITmEuJ/HgmI+H8s+CttwKlfXwf/BNF +6sOdZKFZoy9BJaqiNEsamGt/GxBHO6PIbZCZeQP3CNOr0KFARLEx9kDEke0E5vOsM6e OadeXtILhSzDkSGSMUkw73sDP8m3cWcGwDfcy06F+XH5DaUE5HrQBQ9WMqfweS98QbW7 nkwQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; t=1681277941; x=1683869941; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=8275WmJcZohl1YePiKxqSv7qR+Htj9bK/LOKqxJaYZc=; b=I9veLSDOBG1mRQXPIQ13WP3ydleXsz6ydDxxZsvvmUFlw3hCO16aq1Juz5NXGKdb0E 0PpqKYl+GxSUh9B3HqXT+3A2Ed+iuwp1vuVe/MIuxGAc19qgm9NyrKK3omUVWp2Vmzl6 9O1+1Uc3k5zQIxk+ORMcq42nEt2INCEGh9pySODX37h+oI1gd1XMVcxiYD7UGcx80gMg UZVqRwbKfl/7aAKcNWD0lmQ0GcDu8j8gf+i7x9gWSlJ8Rr0uxH4IxyKkYvXuByhjKgYD frzX8vJQvTjge+x1eN3mYHPPcho316o6pb+wMNiT6o93bWMyPldSAI19yoeqXBmvXEQU eFHQ== X-Gm-Message-State: AAQBX9dN7xXvfsrAT8xl2EoT+WYN5Qk+MrSd6fUYGzwuUoP9vx4jVuKE C18bDUFidIJ8IzEWzJ4U2BM= X-Received: by 2002:a17:902:c712:b0:1a4:fcc9:ec61 with SMTP id p18-20020a170902c71200b001a4fcc9ec61mr1011091plp.5.1681277941563; Tue, 11 Apr 2023 22:39:01 -0700 (PDT) Received: from a28aa0606c51.. (60-250-192-107.hinet-ip.hinet.net. [60.250.192.107]) by smtp.gmail.com with ESMTPSA id ix10-20020a170902f80a00b001a64c4023aesm619640plb.36.2023.04.11.22.38.58 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 11 Apr 2023 22:39:01 -0700 (PDT) From: Jacky Huang To: robh+dt@kernel.org, krzysztof.kozlowski+dt@linaro.org, lee@kernel.org, mturquette@baylibre.com, sboyd@kernel.org, p.zabel@pengutronix.de, gregkh@linuxfoundation.org, jirislaby@kernel.org Cc: devicetree@vger.kernel.org, linux-clk@vger.kernel.org, linux-kernel@vger.kernel.org, linux-serial@vger.kernel.org, arnd@arndb.de, schung@nuvoton.com, mjchen@nuvoton.com, Jacky Huang Subject: [PATCH v7 10/12] reset: Add Nuvoton ma35d1 reset driver support Date: Wed, 12 Apr 2023 05:38:22 +0000 Message-Id: <20230412053824.106-11-ychuang570808@gmail.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20230412053824.106-1-ychuang570808@gmail.com> References: <20230412053824.106-1-ychuang570808@gmail.com> MIME-Version: 1.0 X-Spam-Status: No, score=-1.8 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,FREEMAIL_ENVFROM_END_DIGIT, FREEMAIL_FROM,RCVD_IN_DNSWL_NONE,SPF_HELO_NONE,SPF_PASS autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1762948212781232922?= X-GMAIL-MSGID: =?utf-8?q?1762948212781232922?= From: Jacky Huang This driver supports individual IP reset for ma35d1. The reset control registers is a subset of system control registers. Signed-off-by: Jacky Huang --- drivers/reset/Kconfig | 6 + drivers/reset/Makefile | 1 + drivers/reset/reset-ma35d1.c | 255 +++++++++++++++++++++++++++++++++++ 3 files changed, 262 insertions(+) create mode 100644 drivers/reset/reset-ma35d1.c diff --git a/drivers/reset/Kconfig b/drivers/reset/Kconfig index 2a52c990d4fe..58477c6ca9b8 100644 --- a/drivers/reset/Kconfig +++ b/drivers/reset/Kconfig @@ -143,6 +143,12 @@ config RESET_NPCM This enables the reset controller driver for Nuvoton NPCM BMC SoCs. +config RESET_NUVOTON_MA35D1 + bool "Nuvton MA35D1 Reset Driver" + default ARCH_NUVOTON || COMPILE_TEST + help + This enables the reset controller driver for Nuvoton MA35D1 SoC. + config RESET_OXNAS bool diff --git a/drivers/reset/Makefile b/drivers/reset/Makefile index 3e7e5fd633a8..fd52dcf66a99 100644 --- a/drivers/reset/Makefile +++ b/drivers/reset/Makefile @@ -20,6 +20,7 @@ obj-$(CONFIG_RESET_MCHP_SPARX5) += reset-microchip-sparx5.o obj-$(CONFIG_RESET_MESON) += reset-meson.o obj-$(CONFIG_RESET_MESON_AUDIO_ARB) += reset-meson-audio-arb.o obj-$(CONFIG_RESET_NPCM) += reset-npcm.o +obj-$(CONFIG_RESET_NUVOTON_MA35D1) += reset-ma35d1.o obj-$(CONFIG_RESET_OXNAS) += reset-oxnas.o obj-$(CONFIG_RESET_PISTACHIO) += reset-pistachio.o obj-$(CONFIG_RESET_POLARFIRE_SOC) += reset-mpfs.o diff --git a/drivers/reset/reset-ma35d1.c b/drivers/reset/reset-ma35d1.c new file mode 100644 index 000000000000..57ed710c10f4 --- /dev/null +++ b/drivers/reset/reset-ma35d1.c @@ -0,0 +1,255 @@ +// SPDX-License-Identifier: GPL-2.0-only +/* + * Copyright (C) 2023 Nuvoton Technology Corp. + * Author: Chi-Fang Li + */ + +#include +#include +#include +#include +#include +#include +#include + +struct ma35d1_reset_data { + struct reset_controller_dev rcdev; + void __iomem *base; +}; + +struct ma35d1_reboot_data { + struct notifier_block restart_handler; + void __iomem *base; +}; + +static const struct { + unsigned long id; + u32 reg_ofs; + u32 bit; +} ma35d1_reset_map[] = { + { MA35D1_RESET_CHIP, 0x20, 0 }, + { MA35D1_RESET_CA35CR0, 0x20, 1 }, + { MA35D1_RESET_CA35CR1, 0x20, 2 }, + { MA35D1_RESET_CM4, 0x20, 3 }, + { MA35D1_RESET_PDMA0, 0x20, 4 }, + { MA35D1_RESET_PDMA1, 0x20, 5 }, + { MA35D1_RESET_PDMA2, 0x20, 6 }, + { MA35D1_RESET_PDMA3, 0x20, 7 }, + { MA35D1_RESET_DISP, 0x20, 9 }, + { MA35D1_RESET_VCAP0, 0x20, 10 }, + { MA35D1_RESET_VCAP1, 0x20, 11 }, + { MA35D1_RESET_GFX, 0x20, 12 }, + { MA35D1_RESET_VDEC, 0x20, 13 }, + { MA35D1_RESET_WHC0, 0x20, 14 }, + { MA35D1_RESET_WHC1, 0x20, 15 }, + { MA35D1_RESET_GMAC0, 0x20, 16 }, + { MA35D1_RESET_GMAC1, 0x20, 17 }, + { MA35D1_RESET_HWSEM, 0x20, 18 }, + { MA35D1_RESET_EBI, 0x20, 19 }, + { MA35D1_RESET_HSUSBH0, 0x20, 20 }, + { MA35D1_RESET_HSUSBH1, 0x20, 21 }, + { MA35D1_RESET_HSUSBD, 0x20, 22 }, + { MA35D1_RESET_USBHL, 0x20, 23 }, + { MA35D1_RESET_SDH0, 0x20, 24 }, + { MA35D1_RESET_SDH1, 0x20, 25 }, + { MA35D1_RESET_NAND, 0x20, 26 }, + { MA35D1_RESET_GPIO, 0x20, 27 }, + { MA35D1_RESET_MCTLP, 0x20, 28 }, + { MA35D1_RESET_MCTLC, 0x20, 29 }, + { MA35D1_RESET_DDRPUB, 0x20, 30 }, + { MA35D1_RESET_TMR0, 0x24, 2 }, + { MA35D1_RESET_TMR1, 0x24, 3 }, + { MA35D1_RESET_TMR2, 0x24, 4 }, + { MA35D1_RESET_TMR3, 0x24, 5 }, + { MA35D1_RESET_I2C0, 0x24, 8 }, + { MA35D1_RESET_I2C1, 0x24, 9 }, + { MA35D1_RESET_I2C2, 0x24, 10 }, + { MA35D1_RESET_I2C3, 0x24, 11 }, + { MA35D1_RESET_QSPI0, 0x24, 12 }, + { MA35D1_RESET_SPI0, 0x24, 13 }, + { MA35D1_RESET_SPI1, 0x24, 14 }, + { MA35D1_RESET_SPI2, 0x24, 15 }, + { MA35D1_RESET_UART0, 0x24, 16 }, + { MA35D1_RESET_UART1, 0x24, 17 }, + { MA35D1_RESET_UART2, 0x24, 18 }, + { MA35D1_RESET_UAER3, 0x24, 19 }, + { MA35D1_RESET_UART4, 0x24, 20 }, + { MA35D1_RESET_UART5, 0x24, 21 }, + { MA35D1_RESET_UART6, 0x24, 22 }, + { MA35D1_RESET_UART7, 0x24, 23 }, + { MA35D1_RESET_CANFD0, 0x24, 24 }, + { MA35D1_RESET_CANFD1, 0x24, 25 }, + { MA35D1_RESET_EADC0, 0x24, 28 }, + { MA35D1_RESET_I2S0, 0x24, 29 }, + { MA35D1_RESET_SC0, 0x28, 0 }, + { MA35D1_RESET_SC1, 0x28, 1 }, + { MA35D1_RESET_QSPI1, 0x28, 4 }, + { MA35D1_RESET_SPI3, 0x28, 6 }, + { MA35D1_RESET_EPWM0, 0x28, 16 }, + { MA35D1_RESET_EPWM1, 0x28, 17 }, + { MA35D1_RESET_QEI0, 0x28, 22 }, + { MA35D1_RESET_QEI1, 0x28, 23 }, + { MA35D1_RESET_ECAP0, 0x28, 26 }, + { MA35D1_RESET_ECAP1, 0x28, 27 }, + { MA35D1_RESET_CANFD2, 0x28, 28 }, + { MA35D1_RESET_ADC0, 0x28, 31 }, + { MA35D1_RESET_TMR4, 0x2C, 0 }, + { MA35D1_RESET_TMR5, 0x2C, 1 }, + { MA35D1_RESET_TMR6, 0x2C, 2 }, + { MA35D1_RESET_TMR7, 0x2C, 3 }, + { MA35D1_RESET_TMR8, 0x2C, 4 }, + { MA35D1_RESET_TMR9, 0x2C, 5 }, + { MA35D1_RESET_TMR10, 0x2C, 6 }, + { MA35D1_RESET_TMR11, 0x2C, 7 }, + { MA35D1_RESET_UART8, 0x2C, 8 }, + { MA35D1_RESET_UART9, 0x2C, 9 }, + { MA35D1_RESET_UART10, 0x2C, 10 }, + { MA35D1_RESET_UART11, 0x2C, 11 }, + { MA35D1_RESET_UART12, 0x2C, 12 }, + { MA35D1_RESET_UART13, 0x2C, 13 }, + { MA35D1_RESET_UART14, 0x2C, 14 }, + { MA35D1_RESET_UART15, 0x2C, 15 }, + { MA35D1_RESET_UART16, 0x2C, 16 }, + { MA35D1_RESET_I2S1, 0x2C, 17 }, + { MA35D1_RESET_I2C4, 0x2C, 18 }, + { MA35D1_RESET_I2C5, 0x2C, 19 }, + { MA35D1_RESET_EPWM2, 0x2C, 20 }, + { MA35D1_RESET_ECAP2, 0x2C, 21 }, + { MA35D1_RESET_QEI2, 0x2C, 22 }, + { MA35D1_RESET_CANFD3, 0x2C, 23 }, + { MA35D1_RESET_KPI, 0x2C, 24 }, + { MA35D1_RESET_GIC, 0x2C, 28 }, + { MA35D1_RESET_SSMCC, 0x2C, 30 }, + { MA35D1_RESET_SSPCC, 0x2C, 31 } +}; + +static u32 ma35d1_reset_map_lookup(unsigned long id) +{ + u32 i; + + for (i = 0; i < ARRAY_SIZE(ma35d1_reset_map); i++) { + if (ma35d1_reset_map[i].id == id) + break; + } + return i; +} + +static int ma35d1_restart_handler(struct notifier_block *this, + unsigned long mode, void *cmd) +{ + u32 i; + struct ma35d1_reboot_data *data = container_of(this, + struct ma35d1_reboot_data, + restart_handler); + + i = ma35d1_reset_map_lookup(MA35D1_RESET_CHIP); + writel_relaxed(BIT(ma35d1_reset_map[i].bit), + data->base + ma35d1_reset_map[i].reg_ofs); + return 0; +} + +static int ma35d1_reset_update(struct reset_controller_dev *rcdev, + unsigned long id, bool assert) +{ + u32 i, reg; + struct ma35d1_reset_data *data = container_of(rcdev, + struct ma35d1_reset_data, + rcdev); + + i = ma35d1_reset_map_lookup(id); + reg = readl_relaxed(data->base + ma35d1_reset_map[i].reg_ofs); + if (assert) + reg |= BIT(ma35d1_reset_map[i].bit); + else + reg &= ~(BIT(ma35d1_reset_map[i].bit)); + writel_relaxed(reg, data->base + ma35d1_reset_map[i].reg_ofs); + + return 0; +} + +static int ma35d1_reset_assert(struct reset_controller_dev *rcdev, + unsigned long id) +{ + return ma35d1_reset_update(rcdev, id, true); +} + +static int ma35d1_reset_deassert(struct reset_controller_dev *rcdev, + unsigned long id) +{ + return ma35d1_reset_update(rcdev, id, false); +} + +static int ma35d1_reset_status(struct reset_controller_dev *rcdev, + unsigned long id) +{ + u32 i, reg; + struct ma35d1_reset_data *data = container_of(rcdev, + struct ma35d1_reset_data, + rcdev); + + i = ma35d1_reset_map_lookup(id); + reg = readl_relaxed(data->base + ma35d1_reset_map[i].reg_ofs); + return !!(reg & BIT(ma35d1_reset_map[i].bit)); +} + +static const struct reset_control_ops ma35d1_reset_ops = { + .assert = ma35d1_reset_assert, + .deassert = ma35d1_reset_deassert, + .status = ma35d1_reset_status, +}; + +static const struct of_device_id ma35d1_reset_dt_ids[] = { + { .compatible = "nuvoton,ma35d1-reset" }, + { }, +}; + +static int ma35d1_reset_probe(struct platform_device *pdev) +{ + int err; + struct device *dev = &pdev->dev; + struct resource *res = platform_get_resource(pdev, IORESOURCE_MEM, 0); + struct ma35d1_reset_data *reset_data; + struct ma35d1_reboot_data *reboot_data; + + if (!pdev->dev.of_node) { + dev_err(&pdev->dev, "Device tree node not found\n"); + return -EINVAL; + } + + reset_data = devm_kzalloc(dev, sizeof(*reset_data), GFP_KERNEL); + if (!reset_data) + return -ENOMEM; + + reboot_data = devm_kzalloc(dev, sizeof(*reboot_data), GFP_KERNEL); + if (!reboot_data) + return -ENOMEM; + + reset_data->base = devm_ioremap_resource(&pdev->dev, res); + if (IS_ERR(reset_data->base)) + return PTR_ERR(reset_data->base); + + reset_data->rcdev.owner = THIS_MODULE; + reset_data->rcdev.nr_resets = MA35D1_RESET_COUNT; + reset_data->rcdev.ops = &ma35d1_reset_ops; + reset_data->rcdev.of_node = dev->of_node; + + reboot_data->base = reset_data->base; + reboot_data->restart_handler.notifier_call = ma35d1_restart_handler; + reboot_data->restart_handler.priority = 192; + + err = register_restart_handler(&reboot_data->restart_handler); + if (err) + dev_warn(&pdev->dev, "failed to register restart handler\n"); + + return devm_reset_controller_register(dev, &reset_data->rcdev); +} + +static struct platform_driver ma35d1_reset_driver = { + .probe = ma35d1_reset_probe, + .driver = { + .name = "ma35d1-reset", + .of_match_table = ma35d1_reset_dt_ids, + }, +}; + +builtin_platform_driver(ma35d1_reset_driver);