| Message ID | 20230411-dpu-intf-te-v2-1-ef76c877eb97@somainline.org |
|---|---|
| State | New |
| Headers |
Return-Path: <linux-kernel-owner@vger.kernel.org>
Delivered-To: ouuuleilei@gmail.com
Received: by 2002:a59:b0ea:0:b0:3b6:4342:cba0 with SMTP id b10csp2381706vqo;
Mon, 17 Apr 2023 13:22:48 -0700 (PDT)
X-Google-Smtp-Source:
AKy350ZS4+606jA3UTBAlUCo/eC5vFkD9CdjOJeIDwGaofAn5I8O6kvjglyPY5iRcJkN5P76AwWB
X-Received: by 2002:a17:902:684f:b0:1a5:329d:b975 with SMTP id
f15-20020a170902684f00b001a5329db975mr64221pln.66.1681762968545;
Mon, 17 Apr 2023 13:22:48 -0700 (PDT)
ARC-Seal: i=1; a=rsa-sha256; t=1681762968; cv=none;
d=google.com; s=arc-20160816;
b=N4uz5WG66oIXCN+RRRinRA26PHUZZa83g0eqOX7cYX6TVED5ixUKFbECezeRZAUC8f
dix9hMa1UAZrMCcWZByXZtwwhE5Ol7MEY1cOCdcavB99sUjegXo+IxcGX3AgpqlY0LLi
7sD7dee1f5rI85qIUNLFDQiDePXBGbZt4vGedK8dhSquH42UjhXhBjKoUAuqkPkEltd1
77Q2djleJx9M6iyfERUM+RTxJzqVdCQEM2Owo8Q0SevDT0R8Y9CCWepTCdLzXT2y5f7R
Ay4zyAgLZ4CX0rzAWdz4P1bb8tIfRl6ImciRY6j7gWI1VeM5iLfyY+pOtFIBj8q39MAl
aESA==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com;
s=arc-20160816;
h=list-id:precedence:cc:to:in-reply-to:references:message-id
:content-transfer-encoding:mime-version:subject:date:from;
bh=Uw+FGB9Xn70hM4+m5yz2Ae69bEx56QDAjXNyXDBGALQ=;
b=Yl79cI4v6NojFmy/vcewFTIhr9Ur6udYnm/T+f6AWUqySEQnbsGwYIgsj1aU0zZKgK
VFDRk15GGNNH9AKGxX4TrT5FeXQpQ+MZo/N8m3IF2AqHxRb26NSqxQpo/GJE4cpdQd18
vYISxgWqCMxIK5mb0VtAEbtQe4L0OTpWywa70pCVu76Tn5/SlGcgZyYOE6wyeGv4xkJt
cH2v4OX67RV0lZgzZsZkqToFEtSCFazdZGGZn66WGjL0PFuctdHlufoCZpcOPn/E6x35
Xs7I9pxxtOPQCBc5oredA5KPBt/NBNcpYnJNsZxognTwUjPYNSdzhERWIMogUfj1YsSI
ln4g==
ARC-Authentication-Results: i=1; mx.google.com;
spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org
designates 2620:137:e000::1:20 as permitted sender)
smtp.mailfrom=linux-kernel-owner@vger.kernel.org
Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20])
by mx.google.com with ESMTP id
p3-20020a170902bd0300b00192bac60af2si11940409pls.473.2023.04.17.13.22.33;
Mon, 17 Apr 2023 13:22:48 -0700 (PDT)
Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org
designates 2620:137:e000::1:20 as permitted sender)
client-ip=2620:137:e000::1:20;
Authentication-Results: mx.google.com;
spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org
designates 2620:137:e000::1:20 as permitted sender)
smtp.mailfrom=linux-kernel-owner@vger.kernel.org
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
id S230012AbjDQUVu (ORCPT <rfc822;leviz.kernel.dev@gmail.com>
+ 99 others); Mon, 17 Apr 2023 16:21:50 -0400
Received: from lindbergh.monkeyblade.net ([23.128.96.19]:47044 "EHLO
lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
with ESMTP id S229546AbjDQUVq (ORCPT
<rfc822;linux-kernel@vger.kernel.org>);
Mon, 17 Apr 2023 16:21:46 -0400
Received: from relay08.th.seeweb.it (relay08.th.seeweb.it
[IPv6:2001:4b7a:2000:18::169])
by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 4B62910CE
for <linux-kernel@vger.kernel.org>;
Mon, 17 Apr 2023 13:21:45 -0700 (PDT)
Received: from Marijn-Arch-PC.localdomain
(94-211-6-86.cable.dynamic.v4.ziggo.nl [94.211.6.86])
(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)
key-exchange X25519 server-signature RSA-PSS (2048 bits)
server-digest SHA256)
(No client certificate requested)
by m-r2.th.seeweb.it (Postfix) with ESMTPSA id D13113F866;
Mon, 17 Apr 2023 22:21:42 +0200 (CEST)
From: Marijn Suijten <marijn.suijten@somainline.org>
Date: Mon, 17 Apr 2023 22:21:40 +0200
Subject: [PATCH v2 01/17] drm/msm/dpu: Remove unused INTF0 interrupt mask
from SM6115/QCM2290
MIME-Version: 1.0
Content-Type: text/plain; charset="utf-8"
Content-Transfer-Encoding: 7bit
Message-Id: <20230411-dpu-intf-te-v2-1-ef76c877eb97@somainline.org>
References: <20230411-dpu-intf-te-v2-0-ef76c877eb97@somainline.org>
In-Reply-To: <20230411-dpu-intf-te-v2-0-ef76c877eb97@somainline.org>
To: Rob Clark <robdclark@gmail.com>,
Abhinav Kumar <quic_abhinavk@quicinc.com>,
Dmitry Baryshkov <dmitry.baryshkov@linaro.org>,
Sean Paul <sean@poorly.run>, David Airlie <airlied@gmail.com>,
Daniel Vetter <daniel@ffwll.ch>,
Adam Skladowski <a39.skl@gmail.com>,
Loic Poulain <loic.poulain@linaro.org>,
Bjorn Andersson <andersson@kernel.org>,
Kuogee Hsieh <quic_khsieh@quicinc.com>,
Robert Foss <rfoss@kernel.org>, Vinod Koul <vkoul@kernel.org>,
Rajesh Yadav <ryadav@codeaurora.org>,
Jeykumar Sankaran <jsanka@codeaurora.org>,
Neil Armstrong <neil.armstrong@linaro.org>,
Chandan Uddaraju <chandanu@codeaurora.org>
Cc: ~postmarketos/upstreaming@lists.sr.ht,
AngeloGioacchino Del Regno
<angelogioacchino.delregno@somainline.org>,
Konrad Dybcio <konrad.dybcio@linaro.org>,
Martin Botka <martin.botka@somainline.org>,
Jami Kettunen <jami.kettunen@somainline.org>,
linux-arm-msm@vger.kernel.org, dri-devel@lists.freedesktop.org,
freedreno@lists.freedesktop.org, linux-kernel@vger.kernel.org,
Jordan Crouse <jordan@cosmicpenguin.net>,
Archit Taneja <architt@codeaurora.org>,
Sravanthi Kollukuduru <skolluku@codeaurora.org>,
Marijn Suijten <marijn.suijten@somainline.org>
X-Mailer: b4 0.12.2
X-Spam-Status: No, score=-1.9 required=5.0 tests=BAYES_00,RCVD_IN_DNSWL_NONE,
SPF_HELO_NONE,SPF_PASS,T_SCC_BODY_TEXT_LINE autolearn=ham
autolearn_force=no version=3.4.6
X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on
lindbergh.monkeyblade.net
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org
X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?=
X-GMAIL-THRID: =?utf-8?q?1763456286420434633?=
X-GMAIL-MSGID: =?utf-8?q?1763456286420434633?=
|
| Series |
drm/msm/dpu: Implement tearcheck support on INTF block
|
|
Commit Message
Marijn Suijten
April 17, 2023, 8:21 p.m. UTC
Neither of these SoCs has INTF0, they only have a DSI interface on index
1. Stop enabling an interrupt that can't fire.
Fixes: 3581b7062cec ("drm/msm/disp/dpu1: add support for display on SM6115")
Fixes: 5334087ee743 ("drm/msm: add support for QCM2290 MDSS")
Signed-off-by: Marijn Suijten <marijn.suijten@somainline.org>
Reviewed-by: Dmitry Baryshkov <dmitry.baryshkov@linaro.org>
Reviewed-by: Konrad Dybcio <konrad.dybcio@linaro.org>
---
drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_6_3_sm6115.h | 1 -
drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_6_5_qcm2290.h | 1 -
2 files changed, 2 deletions(-)
Comments
On 17/04/2023 23:21, Marijn Suijten wrote: > Neither of these SoCs has INTF0, they only have a DSI interface on index > 1. Stop enabling an interrupt that can't fire. > > Fixes: 3581b7062cec ("drm/msm/disp/dpu1: add support for display on SM6115") > Fixes: 5334087ee743 ("drm/msm: add support for QCM2290 MDSS") > Signed-off-by: Marijn Suijten <marijn.suijten@somainline.org> > Reviewed-by: Dmitry Baryshkov <dmitry.baryshkov@linaro.org> > Reviewed-by: Konrad Dybcio <konrad.dybcio@linaro.org> > --- > drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_6_3_sm6115.h | 1 - > drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_6_5_qcm2290.h | 1 - > 2 files changed, 2 deletions(-) Reviewed-by: Dmitry Baryshkov <dmitry.baryshkov@linaro.org>
On 4/17/2023 1:21 PM, Marijn Suijten wrote: > Neither of these SoCs has INTF0, they only have a DSI interface on index > 1. Stop enabling an interrupt that can't fire. > > Fixes: 3581b7062cec ("drm/msm/disp/dpu1: add support for display on SM6115") > Fixes: 5334087ee743 ("drm/msm: add support for QCM2290 MDSS") > Signed-off-by: Marijn Suijten <marijn.suijten@somainline.org> > Reviewed-by: Dmitry Baryshkov <dmitry.baryshkov@linaro.org> > Reviewed-by: Konrad Dybcio <konrad.dybcio@linaro.org> > --- Yes, this is right, Both of these chipsets only have DSI on index 1. Reviewed-by: Abhinav Kumar <quic_abhinavk@quicinc.com>
diff --git a/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_6_3_sm6115.h b/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_6_3_sm6115.h index 6f04d8f85c92..988d820f7ef2 100644 --- a/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_6_3_sm6115.h +++ b/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_6_3_sm6115.h @@ -122,7 +122,6 @@ const struct dpu_mdss_cfg dpu_sm6115_cfg = { .mdss_irqs = BIT(MDP_SSPP_TOP0_INTR) | \ BIT(MDP_SSPP_TOP0_INTR2) | \ BIT(MDP_SSPP_TOP0_HIST_INTR) | \ - BIT(MDP_INTF0_INTR) | \ BIT(MDP_INTF1_INTR), }; diff --git a/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_6_5_qcm2290.h b/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_6_5_qcm2290.h index 303492d62a5c..c9003dcc1a59 100644 --- a/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_6_5_qcm2290.h +++ b/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_6_5_qcm2290.h @@ -112,7 +112,6 @@ const struct dpu_mdss_cfg dpu_qcm2290_cfg = { .mdss_irqs = BIT(MDP_SSPP_TOP0_INTR) | \ BIT(MDP_SSPP_TOP0_INTR2) | \ BIT(MDP_SSPP_TOP0_HIST_INTR) | \ - BIT(MDP_INTF0_INTR) | \ BIT(MDP_INTF1_INTR), };