From patchwork Thu Apr 6 01:52:11 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Minda Chen X-Patchwork-Id: 80021 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a59:b0ea:0:b0:3b6:4342:cba0 with SMTP id b10csp710884vqo; Wed, 5 Apr 2023 18:55:55 -0700 (PDT) X-Google-Smtp-Source: AKy350ZMisSF8dcwgoXGhVAfue6wbmYtJQmowIAMSQgiDf7KP6amfdCnLGvJWYBiLqxHyoEwGajP X-Received: by 2002:a17:906:3094:b0:948:ab25:aaeb with SMTP id 20-20020a170906309400b00948ab25aaebmr4939721ejv.15.1680746154875; Wed, 05 Apr 2023 18:55:54 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1680746154; cv=none; d=google.com; s=arc-20160816; b=PyyY2KLsv2rvk7MJiDEQNoHkvsBA0IwJTC6puHHY/UYEK+//Lk+L7LdTgVduiX80Tx EbGbeukicP1u072e+k2XGRAtI9cQaZrm2RDeGEhEHq8Ey9PKsMR54xgjv9AXTqmLwzW7 fL53RNazObjRdIBCOCqna8ZWTIMlmR6kK+bTOHzsF6rKCmzP8dIjcDhpGtk8BdIipPHG Dv3crFzvK2pTPsq9Tl4WNT6zbg6F9Zhezq4dJdNFG/Z9A7b//OZGN0wICpomcPm2VNSB P4Ntqi4H/ryhqaMn6uOB9keOHvW05mdMR3WFqChIp4n1gK93rrthoUQ3Kwx+rqzsDuF4 /hpQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from; bh=+SSeQeeJW1fW5qcOyouvPqviFkZnwirL61nqTSnYg84=; b=W8A/KcO5+OrtNc/Fa38pfy8+0gi6LJlyAR4YI9IH7BEJklJ009C7nYJQHgoCbJ9sGQ LwdYG0mCB1oFXjQMJJ2ln97tougDTCGEus3qa+mehq2jGaHT8Sl0EvB0VWcrHC/94Dfk R0sPfsGn1NUbQziRL2EtGrLyo1pPFiBNCFGrs4V5dGL1+5TV42COQWOf0CdXIZZI9VvD YjH//yzHDKwS6/kCkHYIhvV39uP4Y/WRVzxyoWluwaRXFHpye0pEoVUcXw5GIFnctd6a OCohHYEmFV5NI8dHBJADtI466ZeoNYhdVUIXD+tS5PbyZt0e0QQb58LQcN7iUAYxE0RW VrrA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id ke24-20020a17090798f800b00946fa87bed8si169695ejc.800.2023.04.05.18.55.30; Wed, 05 Apr 2023 18:55:54 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S234878AbjDFBwy (ORCPT + 99 others); Wed, 5 Apr 2023 21:52:54 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:50894 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S234096AbjDFBw3 (ORCPT ); Wed, 5 Apr 2023 21:52:29 -0400 Received: from fd01.gateway.ufhost.com (fd01.gateway.ufhost.com [61.152.239.71]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 11379769E; Wed, 5 Apr 2023 18:52:28 -0700 (PDT) Received: from EXMBX166.cuchost.com (unknown [175.102.18.54]) (using TLSv1 with cipher DHE-RSA-AES256-SHA (256/256 bits)) (Client CN "EXMBX166", Issuer "EXMBX166" (not verified)) by fd01.gateway.ufhost.com (Postfix) with ESMTP id 9B53424E1B2; Thu, 6 Apr 2023 09:52:21 +0800 (CST) Received: from EXMBX171.cuchost.com (172.16.6.91) by EXMBX166.cuchost.com (172.16.6.76) with Microsoft SMTP Server (TLS) id 15.0.1497.42; Thu, 6 Apr 2023 09:52:21 +0800 Received: from ubuntu.localdomain (183.27.97.179) by EXMBX171.cuchost.com (172.16.6.91) with Microsoft SMTP Server (TLS) id 15.0.1497.42; Thu, 6 Apr 2023 09:52:20 +0800 From: Minda Chen To: Emil Renner Berthing , Conor Dooley , Vinod Koul , Kishon Vijay Abraham I , Rob Herring , Krzysztof Kozlowski , Pawel Laszczak , Greg Kroah-Hartman , Peter Chen , Roger Quadros , Philipp Zabel CC: , , , , , Paul Walmsley , Palmer Dabbelt , Albert Ou , "Minda Chen" , Mason Huo Subject: [PATCH v4 2/7] dt-bindings: phy: Add StarFive JH7110 PCIe document Date: Thu, 6 Apr 2023 09:52:11 +0800 Message-ID: <20230406015216.27034-3-minda.chen@starfivetech.com> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20230406015216.27034-1-minda.chen@starfivetech.com> References: <20230406015216.27034-1-minda.chen@starfivetech.com> MIME-Version: 1.0 X-Originating-IP: [183.27.97.179] X-ClientProxiedBy: EXCAS066.cuchost.com (172.16.6.26) To EXMBX171.cuchost.com (172.16.6.91) X-YovoleRuleAgent: yovoleflag X-Spam-Status: No, score=-0.0 required=5.0 tests=RCVD_IN_MSPIKE_H2, SPF_HELO_PASS,SPF_PASS autolearn=unavailable autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1762390080016673029?= X-GMAIL-MSGID: =?utf-8?q?1762390080016673029?= Add StarFive JH7110 SoC PCIe 2.0 PHY dt-binding. PCIe PHY0 (phy@10210000) can be used as USB 3.0 PHY. Signed-off-by: Minda Chen --- .../phy/starfive,jh7110-pcie-phy.yaml | 58 +++++++++++++++++++ 1 file changed, 58 insertions(+) create mode 100644 Documentation/devicetree/bindings/phy/starfive,jh7110-pcie-phy.yaml diff --git a/Documentation/devicetree/bindings/phy/starfive,jh7110-pcie-phy.yaml b/Documentation/devicetree/bindings/phy/starfive,jh7110-pcie-phy.yaml new file mode 100644 index 000000000000..1b868f75ddae --- /dev/null +++ b/Documentation/devicetree/bindings/phy/starfive,jh7110-pcie-phy.yaml @@ -0,0 +1,58 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/phy/starfive,jh7110-pcie-phy.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: StarFive PCIe 2.0 PHY + +maintainers: + - Minda Chen + +properties: + compatible: + const: starfive,jh7110-pcie-phy + + reg: + maxItems: 1 + + "#phy-cells": + const: 0 + + starfive,sys-syscon: + $ref: /schemas/types.yaml#/definitions/phandle-array + items: + items: + - description: phandle to System Register Controller sys_syscon node. + - description: PHY connect offset of SYS_SYSCONSAIF__SYSCFG register for USB PHY. + description: + The phandle to System Register Controller syscon node and the PHY connect offset + of SYS_SYSCONSAIF__SYSCFG register. Connect PHY to USB3 controller. + + starfive,stg-syscon: + $ref: /schemas/types.yaml#/definitions/phandle-array + items: + items: + - description: phandle to System Register Controller stg_syscon node. + - description: PHY mode offset of STG_SYSCONSAIF__SYSCFG register. + - description: PHY enable for USB offset of STG_SYSCONSAIF__SYSCFG register. + description: + The phandle to System Register Controller syscon node and the offset + of STG_SYSCONSAIF__SYSCFG register for PCIe PHY. Total 2 regsisters offset. + +required: + - compatible + - reg + - "#phy-cells" + +additionalProperties: false + +examples: + - | + phy@10210000 { + compatible = "starfive,jh7110-pcie-phy"; + reg = <0x10210000 0x10000>; + #phy-cells = <0>; + starfive,sys-syscon = <&sys_syscon 0x18>; + starfive,stg-syscon = <&stg_syscon 0x148 0x1f4>; + };