| Message ID | 20230404164828.8031-2-quic_devipriy@quicinc.com |
|---|---|
| State | New |
| Headers |
Return-Path: <linux-kernel-owner@vger.kernel.org>
Delivered-To: ouuuleilei@gmail.com
Received: by 2002:a59:b0ea:0:b0:3b6:4342:cba0 with SMTP id b10csp22364vqo;
Tue, 4 Apr 2023 09:52:03 -0700 (PDT)
X-Google-Smtp-Source:
AKy350aOhyTPnwOU537TpECDzuCp5YeMcqLeZYdUyJ9pTQ1RvQ2/0InH4QUaNI4GZDtAq5x++iP1
X-Received: by 2002:a17:902:c94d:b0:19a:b427:230a with SMTP id
i13-20020a170902c94d00b0019ab427230amr4181234pla.63.1680627123309;
Tue, 04 Apr 2023 09:52:03 -0700 (PDT)
ARC-Seal: i=1; a=rsa-sha256; t=1680627123; cv=none;
d=google.com; s=arc-20160816;
b=KhZkMLHljTiRr/lq2wePUpIrgYXHmvmJ/Q3hLh0xlb7tenKFSge4cvlH6BdL2E2IDE
pcEnW+1R5yvu0+tHfNDeywxVwPkBeRnpJkNU/2+HVWs5bimpxiQ7F44tngTSEdU0dJhj
SEW8x2e63JmElf9LICXHrzP7C8YtE1wA5mbq2M4ABpOROwJYCnXFRl1578M49zkR5GBd
z4kdmBg7up4Lm9JVUIoyPcou8jPcZ/2fqArEtH9W5uwKsm0kPc8WioLPbBCCA7aLlM4R
xd9E79QXXJHIme1mo4PmEO0IC6HVRd3Z57okmR2FDWaYVUZ6h1uNhCN8awLHjV5jtv8e
lhsQ==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com;
s=arc-20160816;
h=list-id:precedence:mime-version:references:in-reply-to:message-id
:date:subject:cc:to:from:dkim-signature;
bh=TXumSIg1JnTwi0d2UfVx6RFtjQMCEgTbELbinV0XZRw=;
b=TgI8WJgx+7tn1amVfDia1L1HF+VSyWojLGSs4F+K06e7IoeLze84fERzjgTGg0OjRe
cOWgNhGRbCCWI/vUizeNQVQ9BZ7zWWqmYaUdaBi8bMtrcRVTk9KG/VmqjQywDKLorerF
avSwvosotB14AvDCCwI4bVBSUr8RLfBKNNw7ZfBsoETiLlkjN1ph3hVI/jxwP9a5tRB3
30g1+1/IhkVgP3H2VbPLKtZGvwM2+90Bi/+wHpo4XR4TRAwh/hQ0CYtVDwY2gCGcq+dw
1oije/UMqLUcrdUXSSSk0Grb60ZSAnS6pZTwkNXIGoyr0VDTdkFn8ZD9bXWDHPZNGWnc
GCxA==
ARC-Authentication-Results: i=1; mx.google.com;
dkim=pass header.i=@quicinc.com header.s=qcppdkim1 header.b=gTiDBoGU;
spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org
designates 2620:137:e000::1:20 as permitted sender)
smtp.mailfrom=linux-kernel-owner@vger.kernel.org;
dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com
Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20])
by mx.google.com with ESMTP id
k19-20020a170902761300b001a229e52c19si10461640pll.91.2023.04.04.09.51.48;
Tue, 04 Apr 2023 09:52:03 -0700 (PDT)
Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org
designates 2620:137:e000::1:20 as permitted sender)
client-ip=2620:137:e000::1:20;
Authentication-Results: mx.google.com;
dkim=pass header.i=@quicinc.com header.s=qcppdkim1 header.b=gTiDBoGU;
spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org
designates 2620:137:e000::1:20 as permitted sender)
smtp.mailfrom=linux-kernel-owner@vger.kernel.org;
dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
id S233471AbjDDQtU (ORCPT <rfc822;lkml4gm@gmail.com> + 99 others);
Tue, 4 Apr 2023 12:49:20 -0400
Received: from lindbergh.monkeyblade.net ([23.128.96.19]:55274 "EHLO
lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
with ESMTP id S231181AbjDDQtP (ORCPT
<rfc822;linux-kernel@vger.kernel.org>);
Tue, 4 Apr 2023 12:49:15 -0400
Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com
[205.220.180.131])
by lindbergh.monkeyblade.net (Postfix) with ESMTPS id A2842423C;
Tue, 4 Apr 2023 09:49:14 -0700 (PDT)
Received: from pps.filterd (m0279872.ppops.net [127.0.0.1])
by mx0a-0031df01.pphosted.com (8.17.1.19/8.17.1.19) with ESMTP id
334EdhlU016999;
Tue, 4 Apr 2023 16:49:02 GMT
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com;
h=from : to : cc :
subject : date : message-id : in-reply-to : references : mime-version :
content-type; s=qcppdkim1;
bh=TXumSIg1JnTwi0d2UfVx6RFtjQMCEgTbELbinV0XZRw=;
b=gTiDBoGU+FaTzsUF75JpYlxn9XIg8YBWLKS94DMK2S3C+qgX8s4V0MZEwg4fl/Hiww5D
2ObqoEwOfHL2gOjDcOxXanrUqFx09TMrI5K+MV8AtQJkeqPruyTOJmtDBlnN1WBDLX5/
ADzbT13gaG9gvE6IygAfJMNlJkM8Hp3LbY7gJ9Jhl37PlJ30vj7X+REbX+uPM/yevEze
jSscmfqjVCeONoTSUTF98gJUgvgBrNzcDlu/lW20bTzTmA8BiFtBprtGjn+eIaWNh8TW
AT2INIO9n/xhglefpqOt6cV0QY7T8YDceNiXFbHH6Co59SQJzuJ1jJi+GvEg41MYnTnr MQ==
Received: from nalasppmta03.qualcomm.com (Global_NAT1.qualcomm.com
[129.46.96.20])
by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 3prnusgdc6-1
(version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256
verify=NOT);
Tue, 04 Apr 2023 16:49:02 +0000
Received: from nalasex01a.na.qualcomm.com (nalasex01a.na.qualcomm.com
[10.47.209.196])
by NALASPPMTA03.qualcomm.com (8.17.1.5/8.17.1.5) with ESMTPS id
334Gn1gF004627
(version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256
verify=NOT);
Tue, 4 Apr 2023 16:49:01 GMT
Received: from devipriy-linux.qualcomm.com (10.80.80.8) by
nalasex01a.na.qualcomm.com (10.47.209.196) with Microsoft SMTP Server
(version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id
15.2.986.42; Tue, 4 Apr 2023 09:48:52 -0700
From: Devi Priya <quic_devipriy@quicinc.com>
To: <agross@kernel.org>, <andersson@kernel.org>,
<konrad.dybcio@linaro.org>, <lpieralisi@kernel.org>,
<kw@linux.com>, <robh@kernel.org>, <bhelgaas@google.com>,
<krzysztof.kozlowski+dt@linaro.org>, <vkoul@kernel.org>,
<kishon@kernel.org>, <mturquette@baylibre.com>, <sboyd@kernel.org>,
<mani@kernel.org>, <p.zabel@pengutronix.de>,
<linus.walleij@linaro.org>, <linux-arm-msm@vger.kernel.org>,
<linux-pci@vger.kernel.org>, <devicetree@vger.kernel.org>,
<linux-kernel@vger.kernel.org>, <linux-phy@lists.infradead.org>,
<linux-clk@vger.kernel.org>, <linux-gpio@vger.kernel.org>
CC: <quic_srichara@quicinc.com>, <quic_gokulsri@quicinc.com>,
<quic_sjaganat@quicinc.com>, <quic_kathirav@quicinc.com>,
<quic_arajkuma@quicinc.com>, <quic_anusha@quicinc.com>,
<quic_ipkumar@quicinc.com>
Subject: [PATCH V2 1/9] dt-bindings: clock: Add PCIe pipe clock definitions
Date: Tue, 4 Apr 2023 22:18:20 +0530
Message-ID: <20230404164828.8031-2-quic_devipriy@quicinc.com>
X-Mailer: git-send-email 2.17.1
In-Reply-To: <20230404164828.8031-1-quic_devipriy@quicinc.com>
References: <20230404164828.8031-1-quic_devipriy@quicinc.com>
MIME-Version: 1.0
Content-Type: text/plain
X-Originating-IP: [10.80.80.8]
X-ClientProxiedBy: nasanex01a.na.qualcomm.com (10.52.223.231) To
nalasex01a.na.qualcomm.com (10.47.209.196)
X-QCInternal: smtphost
X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800
signatures=585085
X-Proofpoint-GUID: Jr9WBnvHd376hiqRDNzjgckApGGVlkC7
X-Proofpoint-ORIG-GUID: Jr9WBnvHd376hiqRDNzjgckApGGVlkC7
X-Proofpoint-Virus-Version: vendor=baseguard
engine=ICAP:2.0.254,Aquarius:18.0.942,Hydra:6.0.573,FMLib:17.11.170.22
definitions=2023-04-04_08,2023-04-04_05,2023-02-09_01
X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0
spamscore=0
priorityscore=1501 impostorscore=0 suspectscore=0 bulkscore=0 mlxscore=0
clxscore=1015 malwarescore=0 mlxlogscore=961 adultscore=0 phishscore=0
lowpriorityscore=0 classifier=spam adjust=0 reason=mlx scancount=1
engine=8.12.0-2303200000 definitions=main-2304040155
X-Spam-Status: No, score=-0.2 required=5.0 tests=DKIM_SIGNED,DKIM_VALID,
DKIM_VALID_AU,DKIM_VALID_EF,SPF_HELO_NONE,SPF_PASS
autolearn=unavailable autolearn_force=no version=3.4.6
X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on
lindbergh.monkeyblade.net
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org
X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?=
X-GMAIL-THRID: =?utf-8?q?1762265266366825714?=
X-GMAIL-MSGID: =?utf-8?q?1762265266366825714?=
|
| Series |
Add PCIe support for IPQ9574
|
|
Commit Message
Devi Priya
April 4, 2023, 4:48 p.m. UTC
Add PCIe pipe clock definitions for IPQ9574 SoC Co-developed-by: Anusha Rao <quic_anusha@quicinc.com> Signed-off-by: Anusha Rao <quic_anusha@quicinc.com> Signed-off-by: Devi Priya <quic_devipriy@quicinc.com> --- Changes in V2: - Moved the pipe clock definitions to the end include/dt-bindings/clock/qcom,ipq9574-gcc.h | 4 ++++ 1 file changed, 4 insertions(+)
Comments
Quoting Devi Priya (2023-04-04 09:48:20) > Add PCIe pipe clock definitions for IPQ9574 SoC > > Co-developed-by: Anusha Rao <quic_anusha@quicinc.com> > Signed-off-by: Anusha Rao <quic_anusha@quicinc.com> > Signed-off-by: Devi Priya <quic_devipriy@quicinc.com> > --- Acked-by: Stephen Boyd <sboyd@kernel.org>
On 04/04/2023 18:48, Devi Priya wrote: > Add PCIe pipe clock definitions for IPQ9574 SoC > > Co-developed-by: Anusha Rao <quic_anusha@quicinc.com> > Signed-off-by: Anusha Rao <quic_anusha@quicinc.com> > Signed-off-by: Devi Priya <quic_devipriy@quicinc.com> > --- > Changes in V2: Acked-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org> Best regards, Krzysztof
diff --git a/include/dt-bindings/clock/qcom,ipq9574-gcc.h b/include/dt-bindings/clock/qcom,ipq9574-gcc.h index 5a2961bfe893..2d7b46027ce9 100644 --- a/include/dt-bindings/clock/qcom,ipq9574-gcc.h +++ b/include/dt-bindings/clock/qcom,ipq9574-gcc.h @@ -210,4 +210,8 @@ #define GCC_SNOC_PCIE1_1LANE_S_CLK 201 #define GCC_SNOC_PCIE2_2LANE_S_CLK 202 #define GCC_SNOC_PCIE3_2LANE_S_CLK 203 +#define GCC_PCIE0_PIPE_CLK 204 +#define GCC_PCIE1_PIPE_CLK 205 +#define GCC_PCIE2_PIPE_CLK 206 +#define GCC_PCIE3_PIPE_CLK 207 #endif