From patchwork Tue Apr 4 10:27:05 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: "Li, Xin3" X-Patchwork-Id: 78999 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a59:b0ea:0:b0:3b6:4342:cba0 with SMTP id b10csp2931531vqo; Tue, 4 Apr 2023 03:58:44 -0700 (PDT) X-Google-Smtp-Source: AKy350ZCbVFvFTkFMhqvUhdk9jJLBcK5aKEocSvFemPRyVMJGZI01KhYrrOo8WBhMIpqXccWjDdb X-Received: by 2002:a17:903:1246:b0:1a2:9ce6:6483 with SMTP id u6-20020a170903124600b001a29ce66483mr2393647plh.64.1680605923991; Tue, 04 Apr 2023 03:58:43 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1680605923; cv=none; d=google.com; s=arc-20160816; b=zuswN0dU07N1qIhZ8nnkJocF8A1xPo30b7+shtY2DmZVaaVQX/sy+ROmNXDJW3jogc M7/gHF+GHCx+1Ip3qDLDUxsAJjrN+B6ZJXg1JQ29SA9iztW40R6cKdgU2JuQIhnBoU/E Kj7BNXdgj1EHCckaGZg4YoQ+4LwKcmeVg6NwhUj5uGoh6G07Y4IUfx2ENA0DLQQxmJBM eFd4IXpT5ld5t+Lrfl6Pxzsv8/JmOp2Ec5SUQ5eTWL6ZYlNWyU+H6RF8QbYcvbvhDHzB Y92bCjfRGbJEMwYaqzvTUhrdC0druqSiTHBp4sEjhdavOLhMqxLDoj2gekFni8n/DWF6 Pb4w== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=o/s4OgoBvlYE/i/ueeuD809hBfxz0iI2J7KU1Tu8hr0=; b=VZJXgszNAVG9DgZcKHDjh9QP/n6clmZ+0B9kTijs90nk0FAO4WejPqAbTyehx4xVgy mUX1vwiWuPkiXoGAKUN9YbCFEB1yKnrQE21nqRJrvAcaxaHeuVOoykiuuRE5JVlUssQg A3SljKnegIREXQrq1bW9Pq3jvQouSHd2C9Hxw7/NEZrGsPmRlqAjbEtvsMXS4A67yRSa PY+0zt07nDlQ9OFYXf0EOEsFl8tvG9eWJVYjDOuiHItP6yZwpqY5Y8aT1mFE/ROrKD5R LNbuJbrUduQnfcoEmqwDOw2agC/U43TCJfptJ3kH/I9lRjHOtsAOUZRMDL7PCxBZGh76 l0iA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@intel.com header.s=Intel header.b=CcbJ1Ctq; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id a187-20020a6390c4000000b00502f48d80b6si10666871pge.645.2023.04.04.03.58.31; Tue, 04 Apr 2023 03:58:43 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@intel.com header.s=Intel header.b=CcbJ1Ctq; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S234898AbjDDKzk (ORCPT + 99 others); Tue, 4 Apr 2023 06:55:40 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:38782 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S234874AbjDDKyq (ORCPT ); Tue, 4 Apr 2023 06:54:46 -0400 Received: from mga02.intel.com (mga02.intel.com [134.134.136.20]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id C05864497; Tue, 4 Apr 2023 03:53:50 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1680605631; x=1712141631; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=SfNRJW38HST/J2vYBy+d2Rz7YNwfS+VaJzsap6qMLmE=; b=CcbJ1CtqepaLUilw1dBE49F1/C7QRJu5QsBOHjksiRG7Q0PmSkJDmbRz PPZTblD/8eaU7Nru24l7mzxzftHte/7CfXWRvHHkVzGpwHVjaj+C1+TN0 +th5FTcN0mIgq/aA5QaayU5e3eaDE6XNN76Hu/EbWYZQSKxhGiD/tuV9b 03VM2dOCr5Sy0NRS4yqOereDHLDkJ6lHor7b1tHKpmat1SnYVYJx28ggd lWrkuQXiFbZu29zADYoMusSHYgaq03ixcLpOLYS+ldla122UNHx0KpkAS VSIyVIFMp7wXXrXNEDn0uPUhtv6vdewgequqPyfG4x/le8m7ZrwXEpwIb A==; X-IronPort-AV: E=McAfee;i="6600,9927,10669"; a="330734145" X-IronPort-AV: E=Sophos;i="5.98,317,1673942400"; d="scan'208";a="330734145" Received: from fmsmga003.fm.intel.com ([10.253.24.29]) by orsmga101.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 04 Apr 2023 03:53:05 -0700 X-ExtLoop1: 1 X-IronPort-AV: E=McAfee;i="6600,9927,10669"; a="775597844" X-IronPort-AV: E=Sophos;i="5.98,317,1673942400"; d="scan'208";a="775597844" Received: from unknown (HELO fred..) ([172.25.112.68]) by FMSMGA003.fm.intel.com with ESMTP; 04 Apr 2023 03:53:04 -0700 From: Xin Li To: linux-kernel@vger.kernel.org, x86@kernel.org, kvm@vger.kernel.org Cc: tglx@linutronix.de, mingo@redhat.com, bp@alien8.de, dave.hansen@linux.intel.com, hpa@zytor.com, peterz@infradead.org, andrew.cooper3@citrix.com, seanjc@google.com, pbonzini@redhat.com, ravi.v.shankar@intel.com, jiangshanlai@gmail.com, shan.kang@intel.com Subject: [PATCH v7 22/33] x86/fred: update MSR_IA32_FRED_RSP0 during task switch Date: Tue, 4 Apr 2023 03:27:05 -0700 Message-Id: <20230404102716.1795-23-xin3.li@intel.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20230404102716.1795-1-xin3.li@intel.com> References: <20230404102716.1795-1-xin3.li@intel.com> MIME-Version: 1.0 X-Spam-Status: No, score=-2.5 required=5.0 tests=DKIMWL_WL_HIGH,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_MED, RCVD_IN_MSPIKE_H3,RCVD_IN_MSPIKE_WL,SPF_HELO_NONE,SPF_NONE autolearn=unavailable autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1762243037700479772?= X-GMAIL-MSGID: =?utf-8?q?1762243037700479772?= From: "H. Peter Anvin (Intel)" MSR_IA32_FRED_RSP0 is used during ring 3 event delivery, and needs to be updated to point to the top of next task stack during task switch. Update MSR_IA32_FRED_RSP0 with WRMSR instruction for now, and will use WRMSRNS/WRMSRLIST for performance once it gets upstreamed. Signed-off-by: H. Peter Anvin (Intel) Tested-by: Shan Kang Signed-off-by: Xin Li --- arch/x86/include/asm/switch_to.h | 11 +++++++++-- 1 file changed, 9 insertions(+), 2 deletions(-) diff --git a/arch/x86/include/asm/switch_to.h b/arch/x86/include/asm/switch_to.h index 5c91305d09d2..00fd85abc1d2 100644 --- a/arch/x86/include/asm/switch_to.h +++ b/arch/x86/include/asm/switch_to.h @@ -68,9 +68,16 @@ static inline void update_task_stack(struct task_struct *task) #ifdef CONFIG_X86_32 this_cpu_write(cpu_tss_rw.x86_tss.sp1, task->thread.sp0); #else - /* Xen PV enters the kernel on the thread stack. */ - if (cpu_feature_enabled(X86_FEATURE_XENPV)) + if (cpu_feature_enabled(X86_FEATURE_FRED)) { + /* + * Will use WRMSRNS/WRMSRLIST for performance once it's upstreamed. + */ + wrmsrl(MSR_IA32_FRED_RSP0, + task_top_of_stack(task) + TOP_OF_KERNEL_STACK_PADDING); + } else if (cpu_feature_enabled(X86_FEATURE_XENPV)) { + /* Xen PV enters the kernel on the thread stack. */ load_sp0(task_top_of_stack(task)); + } #endif }