From patchwork Tue Apr 4 10:26:57 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: "Li, Xin3" X-Patchwork-Id: 79029 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a59:b0ea:0:b0:3b6:4342:cba0 with SMTP id b10csp2955207vqo; Tue, 4 Apr 2023 04:37:35 -0700 (PDT) X-Google-Smtp-Source: AKy350aXiPMk+mD6yoyroWvgTZ8OxsBQL5jI1B5/UIfoQDad3Er10K9TAs5iWPtADM3w+pm9PQG+ X-Received: by 2002:aa7:d148:0:b0:502:62:78 with SMTP id r8-20020aa7d148000000b0050200620078mr2089003edo.28.1680608255608; Tue, 04 Apr 2023 04:37:35 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1680608255; cv=none; d=google.com; s=arc-20160816; b=W2xah7LlgDJfoG52xqGEvwzP7QZl9iW3xRl2LvEVlUOBd1ZyelzswIswbm7cqANCIx tNBXdbx4zrqpMUeKchKnUsZfvQun0M+jut/C7OlkYbYER7aKgstqI6bNQTnbEDFowvJb o794QiGQgh0aYYiy38tOx14x+Sfj3iNU2Yno6PLph8y4H+FH9iiEQG1h+BRQADKMie42 UnVhUe4DqpslqDlfwiQiRs/183E2vNykWiPjSOJK6bkTIXAo+CiUHmNsxKqxD75t1mOJ wVLzTjibswR3AffF5ph4JuZ5Sn//mFIAX+SiWfKV6FW2C+ufr38okmNfz/TwrfdjcNVs NXMg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=RRd0UBdwKjamp5FLwk0MN5YETEbG7sJ4jhrhEPxF8Ss=; b=tdJ8b+Qxxx3Mjz+XNTceoaZfITzj8cwTgrF1qyGpjKdhSxC7P9m5F9L32o21ZvLERN O8shs5qX0Yih3k4Tbs9Ac1nGFN1p/qelAqv92SEDuj7PO+3fH/g+CcvqtzfOGkGCxmQS GfVtCmt5wbad3DVwNi8pkKAWGJhNFy7xipPUDF1er26Z3cT5RMxAulAnf/xVVGlSR277 pTt8cneKF3y14Uyh/qIrZ62yet5A33lzv9Rs3kIX8cqhN7YXbIHqKZjwqOHAVhuw5raC GaJKQBSOThaREzWjEjsYr5EyRFnmdF8oiI6htjDJACQevQvAxNax2aWyKJ4/ngLqsNep 6FJw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@intel.com header.s=Intel header.b=QT0korpH; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id e8-20020a056402104800b004acc68a5878si829306edu.274.2023.04.04.04.37.11; Tue, 04 Apr 2023 04:37:35 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@intel.com header.s=Intel header.b=QT0korpH; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S234696AbjDDKzH (ORCPT + 99 others); Tue, 4 Apr 2023 06:55:07 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:41736 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S234702AbjDDKyL (ORCPT ); Tue, 4 Apr 2023 06:54:11 -0400 Received: from mga02.intel.com (mga02.intel.com [134.134.136.20]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 15C8D30C8; Tue, 4 Apr 2023 03:53:24 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1680605604; x=1712141604; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=SDGDSUDsSV7zT/y15Zj5Xr5rd8es//ZPrYL5DTYxefY=; b=QT0korpHnDQkNyU8glN0l1WpkZg436w3BMRzMWGHb6yhBlIddEodQiWh chte95kbojsd3GgHpDyAhKEDOaWx0nzmBaypio0s+IeyIilslV/n+dt6Q KM6W4PIvQgbHrQJqJ3kDPsMl57XN/xYg+brQwTOpNBul4Oit2Is0IwjmR qs1x1lSvijEHuqVXRBVp8F/UVcoorI+6SpjQRAK6gcrUM7a/PYYwukw1h rvF9LENuOqwsnhuJy7ykce5YILYuyLT/ampSc6FmGgsKtfO2v9NIEWt8c qgUbWm24RGMJSVsan3O3/mrNke3ECLkniQCd3nnf7ssfL0EHsD9ouTOOq Q==; X-IronPort-AV: E=McAfee;i="6600,9927,10669"; a="330734063" X-IronPort-AV: E=Sophos;i="5.98,317,1673942400"; d="scan'208";a="330734063" Received: from fmsmga003.fm.intel.com ([10.253.24.29]) by orsmga101.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 04 Apr 2023 03:53:03 -0700 X-ExtLoop1: 1 X-IronPort-AV: E=McAfee;i="6600,9927,10669"; a="775597820" X-IronPort-AV: E=Sophos;i="5.98,317,1673942400"; d="scan'208";a="775597820" Received: from unknown (HELO fred..) ([172.25.112.68]) by FMSMGA003.fm.intel.com with ESMTP; 04 Apr 2023 03:53:03 -0700 From: Xin Li To: linux-kernel@vger.kernel.org, x86@kernel.org, kvm@vger.kernel.org Cc: tglx@linutronix.de, mingo@redhat.com, bp@alien8.de, dave.hansen@linux.intel.com, hpa@zytor.com, peterz@infradead.org, andrew.cooper3@citrix.com, seanjc@google.com, pbonzini@redhat.com, ravi.v.shankar@intel.com, jiangshanlai@gmail.com, shan.kang@intel.com Subject: [PATCH v7 14/33] x86/fred: header file with FRED definitions Date: Tue, 4 Apr 2023 03:26:57 -0700 Message-Id: <20230404102716.1795-15-xin3.li@intel.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20230404102716.1795-1-xin3.li@intel.com> References: <20230404102716.1795-1-xin3.li@intel.com> MIME-Version: 1.0 X-Spam-Status: No, score=-2.5 required=5.0 tests=DKIMWL_WL_HIGH,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_MED, RCVD_IN_MSPIKE_H3,RCVD_IN_MSPIKE_WL,SPF_HELO_NONE,SPF_NONE autolearn=unavailable autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1762245482478468564?= X-GMAIL-MSGID: =?utf-8?q?1762245482478468564?= From: "H. Peter Anvin (Intel)" Add a header file for FRED prototypes and definitions. Signed-off-by: H. Peter Anvin (Intel) Tested-by: Shan Kang Signed-off-by: Xin Li --- Changes since v6: * Replace pt_regs csx flags prefix FRED_CSL_ with FRED_CSX_. --- arch/x86/include/asm/fred.h | 106 ++++++++++++++++++++++++++++++++++++ 1 file changed, 106 insertions(+) create mode 100644 arch/x86/include/asm/fred.h diff --git a/arch/x86/include/asm/fred.h b/arch/x86/include/asm/fred.h new file mode 100644 index 000000000000..b59397411ab9 --- /dev/null +++ b/arch/x86/include/asm/fred.h @@ -0,0 +1,106 @@ +/* SPDX-License-Identifier: GPL-2.0 */ +/* + * arch/x86/include/asm/fred.h + * + * Macros for Flexible Return and Event Delivery (FRED) + */ + +#ifndef ASM_X86_FRED_H +#define ASM_X86_FRED_H + +#ifdef CONFIG_X86_FRED + +#include +#include + +/* + * FRED return instructions + * + * Replace with "ERETS"/"ERETU" once binutils support FRED return instructions. + * The binutils version supporting FRED instructions is still TBD, and will + * update once we have it. + */ +#define ERETS _ASM_BYTES(0xf2,0x0f,0x01,0xca) +#define ERETU _ASM_BYTES(0xf3,0x0f,0x01,0xca) + +/* + * RSP is aligned to a 64-byte boundary before used to push a new stack frame + */ +#define FRED_STACK_FRAME_RSP_MASK _AT(unsigned long, (~0x3f)) + +/* + * Event stack level macro for the FRED_STKLVLS MSR. + * Usage example: FRED_STKLVL(X86_TRAP_DF, 3) + * Multiple values can be ORd together. + */ +#define FRED_STKLVL(v,l) (_AT(unsigned long, l) << (2*(v))) + +/* FRED_CONFIG MSR */ +#define FRED_CONFIG_CSL_MASK 0x3 +#define FRED_CONFIG_REDZONE_AMOUNT 1 /* measured in 64-byte cache lines */ +#define FRED_CONFIG_REDZONE (_AT(unsigned long, FRED_CONFIG_REDZONE_AMOUNT) << 6) +#define FRED_CONFIG_INT_STKLVL(l) (_AT(unsigned long, l) << 9) +#define FRED_CONFIG_ENTRYPOINT(p) _AT(unsigned long, (p)) + +/* FRED event type and vector bit width and counts */ +#define FRED_EVENT_TYPE_BITS 3 /* only 3 bits used in FRED 3.0 */ +#define FRED_EVENT_TYPE_COUNT _BITUL(FRED_EVENT_TYPE_BITS) +#define FRED_EVENT_VECTOR_BITS 8 +#define FRED_EVENT_VECTOR_COUNT _BITUL(FRED_EVENT_VECTOR_BITS) + +/* FRED EVENT_TYPE_OTHER vector numbers */ +#define FRED_SYSCALL 1 +#define FRED_SYSENTER 2 + +/* Flags above the CS selector (regs->csx) */ +#define FRED_CSX_ENABLE_NMI _BITUL(28) +#define FRED_CSX_ALLOW_SINGLE_STEP _BITUL(25) +#define FRED_CSX_INTERRUPT_SHADOW _BITUL(24) + +#ifndef __ASSEMBLY__ + +#include +#include + +/* FRED stack frame information */ +struct fred_info { + unsigned long edata; /* Event data: CR2, DR6, ... */ + unsigned long resv; +}; + +/* Full format of the FRED stack frame */ +struct fred_frame { + struct pt_regs regs; + struct fred_info info; +}; + +/* Getting the FRED frame information from a pt_regs pointer */ +static __always_inline struct fred_info *fred_info(struct pt_regs *regs) +{ + return &container_of(regs, struct fred_frame, regs)->info; +} + +static __always_inline unsigned long fred_event_data(struct pt_regs *regs) +{ + return fred_info(regs)->edata; +} + +/* + * How FRED event handlers are called. + * + * FRED event delivery establishes the full supervisor context + * by pushing everything related to the event being delivered + * to the FRED stack frame, e.g., the faulting linear address + * of a #PF is pushed as event data of the FRED #PF stack frame. + * Thus a struct pt_regs has everything needed and it's the only + * input parameter required for a FRED event handler. + */ +#define DECLARE_FRED_HANDLER(f) void f (struct pt_regs *regs) +#define DEFINE_FRED_HANDLER(f) noinstr DECLARE_FRED_HANDLER(f) +typedef DECLARE_FRED_HANDLER((*fred_handler)); + +#endif /* __ASSEMBLY__ */ + +#endif /* CONFIG_X86_FRED */ + +#endif /* ASM_X86_FRED_H */