Message ID | 20230323123924.3032174-1-suagrfillet@gmail.com |
---|---|
State | New |
Headers |
Return-Path: <linux-kernel-owner@vger.kernel.org> Delivered-To: ouuuleilei@gmail.com Received: by 2002:a5d:604a:0:0:0:0:0 with SMTP id j10csp2904309wrt; Thu, 23 Mar 2023 06:15:07 -0700 (PDT) X-Google-Smtp-Source: AK7set9r+xvPlu2lVUaSSTdFycANdtFZVc75hlQuDpu8qAjdFOeYPSAH9911hPtAzpr+CnqK0mK6 X-Received: by 2002:a17:90a:1918:b0:229:649a:9a05 with SMTP id 24-20020a17090a191800b00229649a9a05mr8514881pjg.11.1679577306842; Thu, 23 Mar 2023 06:15:06 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1679577306; cv=none; d=google.com; s=arc-20160816; b=oWwrDklPnwmKrSCuLJCVEM7DjDmBpabMXd2Ku/9NLk1qCc548FWemb1rc87SacxlQh ArNaN7HQziOPz0w0aj7fNdqE8nHDwQ+Tmvxis0+VyOV2pfV99OH/U+Zav0dSti3Amtfu Ki1TXZWpa5LxkbWkFi4uJl6TgttD+SkIeWC7LsqknwYsTrY/MtrUVoc66ZAJA9a/hpvI 1MxIWUXIL8z3HqouFRTUbNnXtUYBQRD+H+MHLpMi2We2aOQZR4zyGeRZctDo9tWh4N4A bcSLpIpLIHrQ4VHr5FnOlDIETSvRcnSBBeS9Ksovvh0m69e2cao/GsdAXXe8kSYnIHlj uzKw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from:dkim-signature; bh=l22jS9A4e1C/PCC1oUu93RwDdLyt3Y018WPXLhkvBHA=; b=h+Do400hSN8kODnVK4ZK6xOuOE+KM7piFDQqz9gBMVUcidExoc9unji/UXvygc7+Vg cYTY2GyMc0WarHONqz9rdvmNFaz7KT4MSfiz/Mbj6hSeeSosmEZIPsGCaPKI88zBAAjd tRpcnbtYLgQ8yrEHwEEThsqBrTkmCuWfWAHYphSNK2+KerVQ+yG1ve4zX5Z1j+2Q6/Ea mwI8ZqtghEYjWTrWGj0TnOA6Zmcfn8aJCLwY111ffc8DWK8QF98G9xops0lNiWB3lGYT v84F0QlzUQXmcaCedmdj42wwXzc+R4uzxRSINW7jbc2pAJajBpFxxxKrYbkTVLB0Xulz D5UQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@gmail.com header.s=20210112 header.b="jo/4TaIR"; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id p30-20020a63741e000000b0050bd8ddd41asi18415923pgc.811.2023.03.23.06.14.52; Thu, 23 Mar 2023 06:15:06 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@gmail.com header.s=20210112 header.b="jo/4TaIR"; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231866AbjCWMk3 (ORCPT <rfc822;makky5685@gmail.com> + 99 others); Thu, 23 Mar 2023 08:40:29 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:45794 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S231599AbjCWMk2 (ORCPT <rfc822;linux-kernel@vger.kernel.org>); Thu, 23 Mar 2023 08:40:28 -0400 Received: from mail-pj1-x1029.google.com (mail-pj1-x1029.google.com [IPv6:2607:f8b0:4864:20::1029]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 6AA2E2726 for <linux-kernel@vger.kernel.org>; Thu, 23 Mar 2023 05:40:27 -0700 (PDT) Received: by mail-pj1-x1029.google.com with SMTP id l9-20020a17090a3f0900b0023d32684e7fso3249977pjc.1 for <linux-kernel@vger.kernel.org>; Thu, 23 Mar 2023 05:40:27 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20210112; t=1679575227; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:from:to:cc:subject:date:message-id:reply-to; bh=l22jS9A4e1C/PCC1oUu93RwDdLyt3Y018WPXLhkvBHA=; b=jo/4TaIRmx15peiBHkAs34j7i9MfuA6ulwk8L4eFd46BeEq/UACAl7ur4XobFxYxqm vYPhTQupqDgk//JXCHYIgtFNcRNgK8984bpEcAj4xT1/i0Uidlb2VnhSI5X5+zeBMGoX QhqP/YfqsVQnge3umd/k1jYHGgonQ5rdXwZscjym6MvCLlVn3wIA99RY54buU7+m174Z gWF2wvfRgzPkA+dRhoWfOmJpuq9jiTVZOlz8Lo6mNlYDK4f0D+jsE2R45NNHyzsv2x+n O34PLUM2wS6fMAxQWMsHNzIoLNqNdta8fpGCZlnYPnz1xy33N+AgFXveeTkX+aQV/K1/ oQag== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; t=1679575227; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=l22jS9A4e1C/PCC1oUu93RwDdLyt3Y018WPXLhkvBHA=; b=ogKbbLcGKvRnnzI6cih7qpBVU169suhnKnwLq3gZOjbSLBFCxlx2ygmlWiAGc3W3lj PjI8cxD4sLzmIUtTMaH68H23LVd1ZGxEiA2BntLywkEQOWKpLsvZxV0uH0LqTrnLKN8X VyEp9B02OFoSKjRwlZBkTlqUxYTUP7u0fSDwFGg/w2RDIo1gNlM2nH3DYTeUzQZAiR18 Bi534VhA2EiHrhSA5UJOg5SgMpwQfjfpYVOCNtbUOGIRwfCUnYVKRB/AuzSlIYlHgpkj nSOErthCgSlYD2UFxUHRw5NgNFDi9cv24LPNcd3yRQjKia2bOh5ukXTMupeuhid+686n T3RQ== X-Gm-Message-State: AO0yUKUqub3lvEzkdQm3wYGIZtICWX5hraddOvBw/HxlmSN4/WpTKPyR bLCeIGjIesiAsVzzGgtNG28= X-Received: by 2002:a17:903:2301:b0:1a1:8fd4:251 with SMTP id d1-20020a170903230100b001a18fd40251mr6415378plh.55.1679575226931; Thu, 23 Mar 2023 05:40:26 -0700 (PDT) Received: from localhost.localdomain ([221.226.144.218]) by smtp.gmail.com with ESMTPSA id e6-20020a170902744600b0019ac23cb6edsm12219749plt.181.2023.03.23.05.40.23 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 23 Mar 2023 05:40:26 -0700 (PDT) From: Song Shuai <suagrfillet@gmail.com> To: paul.walmsley@sifive.com, palmer@dabbelt.com, aou@eecs.berkeley.edu, conor.dooley@microchip.com Cc: linux-riscv@lists.infradead.org, linux-kernel@vger.kernel.org, Song Shuai <suagrfillet@gmail.com> Subject: [PATCH V2] riscv: export cpu/freq invariant to scheduler Date: Thu, 23 Mar 2023 20:39:24 +0800 Message-Id: <20230323123924.3032174-1-suagrfillet@gmail.com> X-Mailer: git-send-email 2.20.1 MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Spam-Status: No, score=-0.2 required=5.0 tests=DKIM_SIGNED,DKIM_VALID, DKIM_VALID_AU,DKIM_VALID_EF,FREEMAIL_FROM,RCVD_IN_DNSWL_NONE, SPF_HELO_NONE,SPF_PASS autolearn=unavailable autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: <linux-kernel.vger.kernel.org> X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1761164453945691557?= X-GMAIL-MSGID: =?utf-8?q?1761164453945691557?= |
Series |
[V2] riscv: export cpu/freq invariant to scheduler
|
|
Commit Message
Song Shuai
March 23, 2023, 12:39 p.m. UTC
RISC-V now manages CPU topology using arch_topology which provides
CPU capacity and frequency related interfaces to access the cpu/freq
invariant in possible heterogeneous or DVFS-enabled platforms.
Here adds topology.h file to export the arch_topology interfaces for
replacing the scheduler's constant-based cpu/freq invariant accounting.
Signed-off-by: Song Shuai <suagrfillet@gmail.com>
---
changes from V1:
- fix the leading underscore and tidy the patch up
---
arch/riscv/include/asm/topology.h | 20 ++++++++++++++++++++
1 file changed, 20 insertions(+)
create mode 100644 arch/riscv/include/asm/topology.h
Comments
On Thu, Mar 23, 2023 at 08:39:24PM +0800, Song Shuai wrote: > RISC-V now manages CPU topology using arch_topology which provides > CPU capacity and frequency related interfaces to access the cpu/freq > invariant in possible heterogeneous or DVFS-enabled platforms. > > Here adds topology.h file to export the arch_topology interfaces for > replacing the scheduler's constant-based cpu/freq invariant accounting. > > Signed-off-by: Song Shuai <suagrfillet@gmail.com> > --- > changes from V1: > - fix the leading underscore and tidy the patch up > --- > arch/riscv/include/asm/topology.h | 20 ++++++++++++++++++++ > 1 file changed, 20 insertions(+) > create mode 100644 arch/riscv/include/asm/topology.h > > diff --git a/arch/riscv/include/asm/topology.h b/arch/riscv/include/asm/topology.h > new file mode 100644 > index 000000000000..727e8d163a3b > --- /dev/null > +++ b/arch/riscv/include/asm/topology.h > @@ -0,0 +1,20 @@ > +/* SPDX-License-Identifier: GPL-2.0 */ > +#ifndef _ASM_RISCV_TOPOLOGY_H > +#define _ASM_RISCV_TOPOLOGY_H > + > +#include <linux/arch_topology.h> > + > +/* Replace task scheduler's default frequency-invariant accounting */ > +#define arch_scale_freq_tick topology_scale_freq_tick > +#define arch_set_freq_scale topology_set_freq_scale I was thinking all the right hand side would line up, which means the above two need additional tabs and so does topology_get_cpu_scale. > +#define arch_scale_freq_capacity topology_get_freq_scale > +#define arch_scale_freq_invariant topology_scale_freq_invariant > + > +/* Replace task scheduler's default cpu-invariant accounting */ > +#define arch_scale_cpu_capacity topology_get_cpu_scale > + > +/* Enable topology flag updates */ > +#define arch_update_cpu_topology topology_update_cpu_topology > + > +#include <asm-generic/topology.h> I'd also prefer a blank line here. > +#endif /* _ASM_RISCV_TOPOLOGY_H */ > -- > 2.20.1 > Otherwise, Reviewed-by: Andrew Jones <ajones@ventanamicro.com> Thanks, drew
On Fri, Mar 24, 2023 at 1:52 AM Andrew Jones <ajones@ventanamicro.com> wrote: > > On Thu, Mar 23, 2023 at 08:39:24PM +0800, Song Shuai wrote: > > RISC-V now manages CPU topology using arch_topology which provides > > CPU capacity and frequency related interfaces to access the cpu/freq > > invariant in possible heterogeneous or DVFS-enabled platforms. > > > > Here adds topology.h file to export the arch_topology interfaces for > > replacing the scheduler's constant-based cpu/freq invariant accounting. > > > > Signed-off-by: Song Shuai <suagrfillet@gmail.com> Thanks for submitting this. Reviewed-by: Ley Foon Tan <lftan@kernel.org> Regards Ley Foon
+CC Bjorn, On Thu, Mar 23, 2023 at 08:39:24PM +0800, Song Shuai wrote: > RISC-V now manages CPU topology using arch_topology which provides > CPU capacity and frequency related interfaces to access the cpu/freq > invariant in possible heterogeneous or DVFS-enabled platforms. > > Here adds topology.h file to export the arch_topology interfaces for > replacing the scheduler's constant-based cpu/freq invariant accounting. > > Signed-off-by: Song Shuai <suagrfillet@gmail.com> Something in CI really, really doesn't like this patch: https://patchwork.kernel.org/project/linux-riscv/patch/20230323123924.3032174-1-suagrfillet@gmail.com/ The CI stuff applies the patch, builds the tree, resets to HEAD~1, builds it again, goes back to the applied patch and builds a third time. Builds 2 and 3 are incremental. In theory the same stuff should change between applying and removing the patch, and therefore each of builds 2 and 3 should have the same coverage, but that doesn't seem to be happening here. Build 2 looks to have rebuilt almost nothing and build 3 has rebuilt the world. I'm gonna chalk that one down as a CI issue rather than your patch! That said, I was wondering if you would end up submitting this patch, given the discussion on your last one ;) Looks to be the same as was done for arm64, so fwiw: Reviewed-by: Conor Dooley <conor.dooley@microchip.com> Thanks, Conor. > --- > changes from V1: > - fix the leading underscore and tidy the patch up > --- > arch/riscv/include/asm/topology.h | 20 ++++++++++++++++++++ > 1 file changed, 20 insertions(+) > create mode 100644 arch/riscv/include/asm/topology.h > > diff --git a/arch/riscv/include/asm/topology.h b/arch/riscv/include/asm/topology.h > new file mode 100644 > index 000000000000..727e8d163a3b > --- /dev/null > +++ b/arch/riscv/include/asm/topology.h > @@ -0,0 +1,20 @@ > +/* SPDX-License-Identifier: GPL-2.0 */ > +#ifndef _ASM_RISCV_TOPOLOGY_H > +#define _ASM_RISCV_TOPOLOGY_H > + > +#include <linux/arch_topology.h> > + > +/* Replace task scheduler's default frequency-invariant accounting */ > +#define arch_scale_freq_tick topology_scale_freq_tick > +#define arch_set_freq_scale topology_set_freq_scale > +#define arch_scale_freq_capacity topology_get_freq_scale > +#define arch_scale_freq_invariant topology_scale_freq_invariant > + > +/* Replace task scheduler's default cpu-invariant accounting */ > +#define arch_scale_cpu_capacity topology_get_cpu_scale > + > +/* Enable topology flag updates */ > +#define arch_update_cpu_topology topology_update_cpu_topology > + > +#include <asm-generic/topology.h> > +#endif /* _ASM_RISCV_TOPOLOGY_H */ > -- > 2.20.1 > >
On Thu, 23 Mar 2023 20:39:24 +0800, Song Shuai wrote: > RISC-V now manages CPU topology using arch_topology which provides > CPU capacity and frequency related interfaces to access the cpu/freq > invariant in possible heterogeneous or DVFS-enabled platforms. > > Here adds topology.h file to export the arch_topology interfaces for > replacing the scheduler's constant-based cpu/freq invariant accounting. > > [...] Applied, thanks! [1/1] riscv: export cpu/freq invariant to scheduler https://git.kernel.org/palmer/c/c4b52d8b6c1d Best regards,
On Thu, 23 Mar 2023 10:24:03 PDT (-0700), ajones@ventanamicro.com wrote: > On Thu, Mar 23, 2023 at 08:39:24PM +0800, Song Shuai wrote: >> RISC-V now manages CPU topology using arch_topology which provides >> CPU capacity and frequency related interfaces to access the cpu/freq >> invariant in possible heterogeneous or DVFS-enabled platforms. >> >> Here adds topology.h file to export the arch_topology interfaces for >> replacing the scheduler's constant-based cpu/freq invariant accounting. >> >> Signed-off-by: Song Shuai <suagrfillet@gmail.com> >> --- >> changes from V1: >> - fix the leading underscore and tidy the patch up >> --- >> arch/riscv/include/asm/topology.h | 20 ++++++++++++++++++++ >> 1 file changed, 20 insertions(+) >> create mode 100644 arch/riscv/include/asm/topology.h >> >> diff --git a/arch/riscv/include/asm/topology.h b/arch/riscv/include/asm/topology.h >> new file mode 100644 >> index 000000000000..727e8d163a3b >> --- /dev/null >> +++ b/arch/riscv/include/asm/topology.h >> @@ -0,0 +1,20 @@ >> +/* SPDX-License-Identifier: GPL-2.0 */ >> +#ifndef _ASM_RISCV_TOPOLOGY_H >> +#define _ASM_RISCV_TOPOLOGY_H >> + >> +#include <linux/arch_topology.h> >> + >> +/* Replace task scheduler's default frequency-invariant accounting */ >> +#define arch_scale_freq_tick topology_scale_freq_tick >> +#define arch_set_freq_scale topology_set_freq_scale > > I was thinking all the right hand side would line up, which means > the above two need additional tabs and so does topology_get_cpu_scale. I don't see a respin, but given that the feedback in just whitespace changes I've got and picked this up while fixing the whitespace. > >> +#define arch_scale_freq_capacity topology_get_freq_scale >> +#define arch_scale_freq_invariant topology_scale_freq_invariant >> + >> +/* Replace task scheduler's default cpu-invariant accounting */ >> +#define arch_scale_cpu_capacity topology_get_cpu_scale >> + >> +/* Enable topology flag updates */ >> +#define arch_update_cpu_topology topology_update_cpu_topology >> + >> +#include <asm-generic/topology.h> > > I'd also prefer a blank line here. > >> +#endif /* _ASM_RISCV_TOPOLOGY_H */ >> -- >> 2.20.1 >> > > Otherwise, > > Reviewed-by: Andrew Jones <ajones@ventanamicro.com> > > Thanks, > drew
Hello: This patch was applied to riscv/linux.git (for-next) by Palmer Dabbelt <palmer@rivosinc.com>: On Thu, 23 Mar 2023 20:39:24 +0800 you wrote: > RISC-V now manages CPU topology using arch_topology which provides > CPU capacity and frequency related interfaces to access the cpu/freq > invariant in possible heterogeneous or DVFS-enabled platforms. > > Here adds topology.h file to export the arch_topology interfaces for > replacing the scheduler's constant-based cpu/freq invariant accounting. > > [...] Here is the summary with links: - [V2] riscv: export cpu/freq invariant to scheduler https://git.kernel.org/riscv/c/c4b52d8b6c1d You are awesome, thank you!
diff --git a/arch/riscv/include/asm/topology.h b/arch/riscv/include/asm/topology.h new file mode 100644 index 000000000000..727e8d163a3b --- /dev/null +++ b/arch/riscv/include/asm/topology.h @@ -0,0 +1,20 @@ +/* SPDX-License-Identifier: GPL-2.0 */ +#ifndef _ASM_RISCV_TOPOLOGY_H +#define _ASM_RISCV_TOPOLOGY_H + +#include <linux/arch_topology.h> + +/* Replace task scheduler's default frequency-invariant accounting */ +#define arch_scale_freq_tick topology_scale_freq_tick +#define arch_set_freq_scale topology_set_freq_scale +#define arch_scale_freq_capacity topology_get_freq_scale +#define arch_scale_freq_invariant topology_scale_freq_invariant + +/* Replace task scheduler's default cpu-invariant accounting */ +#define arch_scale_cpu_capacity topology_get_cpu_scale + +/* Enable topology flag updates */ +#define arch_update_cpu_topology topology_update_cpu_topology + +#include <asm-generic/topology.h> +#endif /* _ASM_RISCV_TOPOLOGY_H */