From patchwork Thu Mar 16 08:30:47 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Taniya Das X-Patchwork-Id: 70661 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a5d:604a:0:0:0:0:0 with SMTP id j10csp362321wrt; Thu, 16 Mar 2023 01:50:25 -0700 (PDT) X-Google-Smtp-Source: AK7set+9bkf9uYtPIn0QoTN6UZEPaEbqBTHKLFTjDD/at/X6NsOEhJ8VbR9FV1aAs7u9hofc8Wql X-Received: by 2002:a17:90b:4b4d:b0:23b:3f18:a8fe with SMTP id mi13-20020a17090b4b4d00b0023b3f18a8femr3127769pjb.31.1678956625382; Thu, 16 Mar 2023 01:50:25 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1678956625; cv=none; d=google.com; s=arc-20160816; b=1A1Bi0/wd1ez/4WSlyaxA8e2a632b1VEeCNsJ+mMFuQ3EdgPt+mnEuOHgF+cXSy7t+ SkbL3C/rsomycvahFjt6uP0E1/Q+M7lCkuoUwF9IGwVqVRSWgRy/FexyFRkosyZJqn39 DTIREp3Zl/npXT3ef38ZILzh/L6NYc0RKB+1Vyv3yjcQhUCUpkyAhSBJyDByYX72yCcK fXdT6g9dAzeDmgHofgoNuiz4NP86N1Cgr8ATBj/Ak16AiM/se6KJN1XosfrDvP7rPbqU hhYXo/Yq793Oyy/4i6h/ETcuinsVLqwdOjQ5y5ZD868SkZyQQyI83P3sQ+vOi/bCVg0G D2xg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:dkim-signature; bh=iyqU+VwCnAsO+NJ8r2wnneslCogO0LIhU8ZkRiQdvbs=; b=s4nwwrGHKnk0d9bCNxb+UhUNKqBNiczLSYdOWwzQWM2RS5AIirOQEk10BSFGXuHPcL mBxpUX/aS0v8Aez46DFFrP3GwsOpyW0jamBvr7SyNdR08DZn5UkROcwFgY8TmdNY7L04 ykdIKCLPMQgfBte7GSsD6Ywu8DVNabE1aaht39TFay/MORkvQ676PLdkTJfGkyz2G/vU NALKW1P8st7Bg9iQeviROw9yGNmNafQdtNZtHCSe/AGjbxAHvHX+HTPYurjUqG2UaLF0 ohVSbM2duY0nMZM90plRATqD4P27Qq+Y+AG40GYzIcu4pVujUqCoctc/9/4h/Yh8YlHf bHSA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcppdkim1 header.b=gUGWRW73; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id z128-20020a636586000000b00502e7406695si7410621pgb.316.2023.03.16.01.50.12; Thu, 16 Mar 2023 01:50:25 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcppdkim1 header.b=gUGWRW73; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S230091AbjCPIbd (ORCPT + 99 others); Thu, 16 Mar 2023 04:31:33 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:42752 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230088AbjCPIbY (ORCPT ); Thu, 16 Mar 2023 04:31:24 -0400 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 09EF31E1E8; Thu, 16 Mar 2023 01:31:21 -0700 (PDT) Received: from pps.filterd (m0279868.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.17.1.19/8.17.1.19) with ESMTP id 32G47aXi001187; Thu, 16 Mar 2023 08:31:18 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h=from : to : cc : subject : date : message-id : in-reply-to : references : mime-version : content-type; s=qcppdkim1; bh=iyqU+VwCnAsO+NJ8r2wnneslCogO0LIhU8ZkRiQdvbs=; b=gUGWRW733UfDgNMz6sk/5Xq2q1CsKdPKwhtX/5BUwBmfpuNcDaBeLIyLOYCvvahqFpHr nMDRp5DG0Ibwd3iq5c1LXbsseVN8nqn34DAfn5OZISEGxqEUDkAJiWtH+YX8SPYIWyet pxPK/mDzh4NyksImE5FSPX0WI62DUPO0fWdTkCBR7FdkYsGyl/lVsD1SUVnqjE/ClgI3 +OA9AKlPU7bTAlXPM/NzQQUBCcv2sFCnv+zVbxIm1tHCsFQK2CTXbC8VASDb2LYMZRB+ KnJkt5CxgqGcLuBDi7w7i0z5JDa1s61TrHQ5/9yCuWLrJB4O/HUv4SKaiTJMJxm4Uwfa Hg== Received: from nalasppmta04.qualcomm.com (Global_NAT1.qualcomm.com [129.46.96.20]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 3pbpya165g-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Thu, 16 Mar 2023 08:31:17 +0000 Received: from nalasex01a.na.qualcomm.com (nalasex01a.na.qualcomm.com [10.47.209.196]) by NALASPPMTA04.qualcomm.com (8.17.1.5/8.17.1.5) with ESMTPS id 32G8VGhE010796 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Thu, 16 Mar 2023 08:31:16 GMT Received: from hu-tdas-hyd.qualcomm.com (10.80.80.8) by nalasex01a.na.qualcomm.com (10.47.209.196) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.41; Thu, 16 Mar 2023 01:31:11 -0700 From: Taniya Das To: Stephen Boyd , Rob Herring , Krzysztof Kozlowski , Andy Gross CC: Bjorn Andersson , Taniya Das , , , , , , Subject: [PATCH 1/3] dt-bindings: clock: qcom: Add bindings for videocc on SM8450 Date: Thu, 16 Mar 2023 14:00:47 +0530 Message-ID: <20230316083049.29979-2-quic_tdas@quicinc.com> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20230316083049.29979-1-quic_tdas@quicinc.com> References: <20230316083049.29979-1-quic_tdas@quicinc.com> MIME-Version: 1.0 X-Originating-IP: [10.80.80.8] X-ClientProxiedBy: nasanex01a.na.qualcomm.com (10.52.223.231) To nalasex01a.na.qualcomm.com (10.47.209.196) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-ORIG-GUID: NN3iAqR-ad90rIPn58atRsM0Q0DKJkRK X-Proofpoint-GUID: NN3iAqR-ad90rIPn58atRsM0Q0DKJkRK X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.254,Aquarius:18.0.942,Hydra:6.0.573,FMLib:17.11.170.22 definitions=2023-03-16_05,2023-03-15_01,2023-02-09_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 lowpriorityscore=0 mlxlogscore=999 spamscore=0 phishscore=0 bulkscore=0 impostorscore=0 adultscore=0 priorityscore=1501 malwarescore=0 suspectscore=0 clxscore=1015 mlxscore=0 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.12.0-2303150002 definitions=main-2303160071 X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,SPF_HELO_NONE,SPF_PASS autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1760513622380505565?= X-GMAIL-MSGID: =?utf-8?q?1760513622380505565?= Add device tree bindings for the video clock controller on Qualcomm SM8450 platform. Signed-off-by: Taniya Das --- .../bindings/clock/qcom,sm8450-videocc.yaml | 84 +++++++++++++++++++ .../dt-bindings/clock/qcom,videocc-sm8450.h | 38 +++++++++ 2 files changed, 122 insertions(+) create mode 100644 Documentation/devicetree/bindings/clock/qcom,sm8450-videocc.yaml create mode 100644 include/dt-bindings/clock/qcom,videocc-sm8450.h diff --git a/Documentation/devicetree/bindings/clock/qcom,sm8450-videocc.yaml b/Documentation/devicetree/bindings/clock/qcom,sm8450-videocc.yaml new file mode 100644 index 000000000000..909da704c123 --- /dev/null +++ b/Documentation/devicetree/bindings/clock/qcom,sm8450-videocc.yaml @@ -0,0 +1,84 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/clock/qcom,sm8450-videocc.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Qualcomm Video Clock & Reset Controller on SM8450 + +maintainers: + - Taniya Das + +description: | + Qualcomm video clock control module provides the clocks, resets and power + domains on SM8450. + + See also:: include/dt-bindings/clock/qcom,videocc-sm8450.h + +properties: + compatible: + const: qcom,sm8450-videocc + + clocks: + items: + - description: Video AHB clock from GCC + - description: Board XO source + + clock-names: + items: + - const: iface + - const: bi_tcxo + + power-domains: + maxItems: 1 + description: + A phandle and PM domain specifier for the MMCX power domain. + + required-opps: + maxItems: 1 + description: + A phandle to an OPP node describing required MMCX performance point. + + '#clock-cells': + const: 1 + + '#reset-cells': + const: 1 + + '#power-domain-cells': + const: 1 + + reg: + maxItems: 1 + +required: + - compatible + - reg + - clocks + - clock-names + - power-domains + - required-opps + - '#clock-cells' + - '#reset-cells' + - '#power-domain-cells' + +additionalProperties: false + +examples: + - | + #include + #include + #include + videocc: clock-controller@aaf0000 { + compatible = "qcom,sm8450-videocc"; + reg = <0x0aaf0000 0x10000>; + clocks = <&gcc GCC_VIDEO_AHB_CLK>, + <&rpmhcc RPMH_CXO_CLK>; + clock-names = "iface", "bi_tcxo"; + power-domains = <&rpmhpd SM8450_MMCX>; + required-opps = <&rpmhpd_opp_low_svs>; + #clock-cells = <1>; + #reset-cells = <1>; + #power-domain-cells = <1>; + }; +... diff --git a/include/dt-bindings/clock/qcom,videocc-sm8450.h b/include/dt-bindings/clock/qcom,videocc-sm8450.h new file mode 100644 index 000000000000..9d795adfe4eb --- /dev/null +++ b/include/dt-bindings/clock/qcom,videocc-sm8450.h @@ -0,0 +1,38 @@ +/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */ +/* + * Copyright (c) 2023, Qualcomm Innovation Center, Inc. All rights reserved. + */ + +#ifndef _DT_BINDINGS_CLK_QCOM_VIDEO_CC_SM8450_H +#define _DT_BINDINGS_CLK_QCOM_VIDEO_CC_SM8450_H + +/* VIDEO_CC clocks */ +#define VIDEO_CC_MVS0_CLK 0 +#define VIDEO_CC_MVS0_CLK_SRC 1 +#define VIDEO_CC_MVS0_DIV_CLK_SRC 2 +#define VIDEO_CC_MVS0C_CLK 3 +#define VIDEO_CC_MVS0C_DIV2_DIV_CLK_SRC 4 +#define VIDEO_CC_MVS1_CLK 5 +#define VIDEO_CC_MVS1_CLK_SRC 6 +#define VIDEO_CC_MVS1_DIV_CLK_SRC 7 +#define VIDEO_CC_MVS1C_CLK 8 +#define VIDEO_CC_MVS1C_DIV2_DIV_CLK_SRC 9 +#define VIDEO_CC_PLL0 10 +#define VIDEO_CC_PLL1 11 + +/* VIDEO_CC power domains */ +#define VIDEO_CC_MVS0C_GDSC 0 +#define VIDEO_CC_MVS0_GDSC 1 +#define VIDEO_CC_MVS1C_GDSC 2 +#define VIDEO_CC_MVS1_GDSC 3 + +/* VIDEO_CC resets */ +#define CVP_VIDEO_CC_INTERFACE_BCR 0 +#define CVP_VIDEO_CC_MVS0_BCR 1 +#define CVP_VIDEO_CC_MVS0C_BCR 2 +#define CVP_VIDEO_CC_MVS1_BCR 3 +#define CVP_VIDEO_CC_MVS1C_BCR 4 +#define VIDEO_CC_MVS0C_CLK_ARES 5 +#define VIDEO_CC_MVS1C_CLK_ARES 6 + +#endif