Message ID | 20230316064251.7346-1-yong.wu@mediatek.com |
---|---|
State | New |
Headers |
Return-Path: <linux-kernel-owner@vger.kernel.org> Delivered-To: ouuuleilei@gmail.com Received: by 2002:a5d:604a:0:0:0:0:0 with SMTP id j10csp327844wrt; Thu, 16 Mar 2023 00:10:26 -0700 (PDT) X-Google-Smtp-Source: AK7set/LrFQpxRntUzo/VxI2zpIvePzi9y1rhwT3wC39nfE/rXQG2VDRXu2qe8OBYt3e8yuthD8r X-Received: by 2002:a17:902:f1d3:b0:19c:fc0a:567b with SMTP id e19-20020a170902f1d300b0019cfc0a567bmr1971157plc.12.1678950626008; Thu, 16 Mar 2023 00:10:26 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1678950625; cv=none; d=google.com; s=arc-20160816; b=ptMfTgUomoiqMMP9cxSmtf0OovA9D5WnKsxY3If4GxTdDhR+wTHZyMHlzmBwEVak4t N+pNls0NkPGozLDmB2AxWaPC2jomGBXQOloE3qokracee9+0ZJEnxvRL7Q2OA3GOrVxZ 5ZurUgwzWA9ZCBVRIS1UjeiSp38Ga16SAErROwZldjGiMhoxLJbaDweiFp4HCLvc6+37 s9IldN4PLBhqHA3dKPPLMo7bkG6yruHl8+xGgBZFq5tq6CPh4T01CsBRZjuTTbSKKeKq 6FqEuEBnlDUWJ2AtjJ5EYq+uaR9I/AMO/iXDnyNvNm+MKxXDXemij19bOf/cXG/7lJmw U4Ww== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from:dkim-signature; bh=NtK/AMh/RAbTlyDMNdLBC7ow1fYH1iS/gmQ15B+V07o=; b=0H5BueKacIGLcKaOiNaEvf5M+OlXb3gMaawvrd1GVziktgFfHGAq4EXxrSNsRlGuab tyq4izc1W9dyIvT7ToStC/tgJN6CxODwa/VK9Df0oNuKsvMe1BIvA7DmlQ0Paa2z+xa4 /0s4Wzb+etFlHb752PG8N0rzqXkVXvt0JJm0cPIWKrd9WAciedQHz7IrLOxGG6Ssi3A4 UONxWgbdHA3jFOU+sw3X+Z66kecCzMQjzkPq9f98ujszhc9Jdu0Jst6nMGjnEBrtrTt3 pBENho5jauccOlFoV8MMGEDyU3NlVBWVqeIvS4q8TCiUuKXdawKPDPZ6Zo4JmBkVEARF MHoA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@mediatek.com header.s=dk header.b=aIZaeKwd; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=mediatek.com Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id jw3-20020a170903278300b0019abafb4d46si6930463plb.299.2023.03.16.00.10.11; Thu, 16 Mar 2023 00:10:25 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@mediatek.com header.s=dk header.b=aIZaeKwd; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=mediatek.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S229800AbjCPGnO (ORCPT <rfc822;pwkd43@gmail.com> + 99 others); Thu, 16 Mar 2023 02:43:14 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:55348 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229797AbjCPGnL (ORCPT <rfc822;linux-kernel@vger.kernel.org>); Thu, 16 Mar 2023 02:43:11 -0400 Received: from mailgw02.mediatek.com (unknown [210.61.82.184]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 3B1F0EB60 for <linux-kernel@vger.kernel.org>; Wed, 15 Mar 2023 23:43:07 -0700 (PDT) X-UUID: cb339930c3c511edbd2e61cc88cc8f98-20230316 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=mediatek.com; s=dk; h=Content-Type:Content-Transfer-Encoding:MIME-Version:Message-ID:Date:Subject:CC:To:From; bh=NtK/AMh/RAbTlyDMNdLBC7ow1fYH1iS/gmQ15B+V07o=; b=aIZaeKwd9+0DkZ3KF1dRKN4tJPkEy+SowwOBOd28Z7BLs9lLaB2Otuwm19/PIi2W/ZNoNrKkskcDCHhcSszcfJf7uW0bFPKvmYji5NE5aorTptHmEm09Zoirl/qkRHSlAySlloaADF7Ccljwx9Gu+fiT5M+f7UYBhgX+bKT8CTo=; X-CID-P-RULE: Release_Ham X-CID-O-INFO: VERSION:1.1.21,REQID:aa6d1e9a-5c6b-46b3-85b8-db28e0982a60,IP:0,U RL:0,TC:0,Content:-5,EDM:0,RT:0,SF:0,FILE:0,BULK:0,RULE:Release_Ham,ACTION :release,TS:-5 X-CID-META: VersionHash:83295aa,CLOUDID:396b8b28-564d-42d9-9875-7c868ee415ec,B ulkID:nil,BulkQuantity:0,Recheck:0,SF:102,TC:nil,Content:0,EDM:-3,IP:nil,U RL:1,File:nil,Bulk:nil,QS:nil,BEC:nil,COL:0,OSI:0,OSA:0,AV:0 X-CID-BVR: 0 X-CID-BAS: 0,_,0,_ X-UUID: cb339930c3c511edbd2e61cc88cc8f98-20230316 Received: from mtkmbs13n2.mediatek.inc [(172.21.101.108)] by mailgw02.mediatek.com (envelope-from <yong.wu@mediatek.com>) (Generic MTA with TLSv1.2 ECDHE-RSA-AES256-GCM-SHA384 256/256) with ESMTP id 1077396021; Thu, 16 Mar 2023 14:43:00 +0800 Received: from mtkmbs13n2.mediatek.inc (172.21.101.108) by mtkmbs10n2.mediatek.inc (172.21.101.183) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1118.25; Thu, 16 Mar 2023 14:42:59 +0800 Received: from mhfsdcap04.gcn.mediatek.inc (10.17.3.154) by mtkmbs13n2.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.2.1118.25 via Frontend Transport; Thu, 16 Mar 2023 14:42:58 +0800 From: Yong Wu <yong.wu@mediatek.com> To: Joerg Roedel <joro@8bytes.org>, Will Deacon <will@kernel.org>, "Matthias Brugger" <matthias.bgg@gmail.com> CC: Robin Murphy <robin.murphy@arm.com>, Krzysztof Kozlowski <krzysztof.kozlowski+dt@linaro.org>, Yong Wu <yong.wu@mediatek.com>, AngeloGioacchino Del Regno <angelogioacchino.delregno@collabora.com>, <iommu@lists.linux.dev>, <linux-mediatek@lists.infradead.org>, Yunfei Wang <yf.wang@mediatek.com>, <linux-kernel@vger.kernel.org>, <linux-arm-kernel@lists.infradead.org>, <jianjiao.zeng@mediatek.com>, <chengci.xu@mediatek.com> Subject: [PATCH v2] iommu/mediatek: Set dma_mask for PGTABLE_PA_35_EN Date: Thu, 16 Mar 2023 14:42:51 +0800 Message-ID: <20230316064251.7346-1-yong.wu@mediatek.com> X-Mailer: git-send-email 2.25.1 MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Content-Type: text/plain X-MTK: N X-Spam-Status: No, score=-1.3 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_MSPIKE_H2,RDNS_NONE, SPF_HELO_PASS,SPF_PASS,UNPARSEABLE_RELAY autolearn=no autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: <linux-kernel.vger.kernel.org> X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1760507331666801052?= X-GMAIL-MSGID: =?utf-8?q?1760507331666801052?= |
Series |
[v2] iommu/mediatek: Set dma_mask for PGTABLE_PA_35_EN
|
|
Commit Message
Yong Wu
March 16, 2023, 6:42 a.m. UTC
When we enable PGTABLE_PA_35_EN, the PA for pgtable may be 35bits. Thus add dma_mask for it. Fixes: 301c3ca12576 ("iommu/mediatek: Allow page table PA up to 35bit") Signed-off-by: Chengci.Xu <chengci.xu@mediatek.com> Signed-off-by: Yong Wu <yong.wu@mediatek.com> Reviewed-by: AngeloGioacchino Del Regno <angelogioacchino.delregno@collabora.com> --- v2: Just move this out from mt8188 series. Nothing change. v1: https://lore.kernel.org/linux-mediatek/20230307080555.14399-3-yong.wu@mediatek.com/ --- drivers/iommu/mtk_iommu.c | 8 ++++++++ 1 file changed, 8 insertions(+)
Comments
On Thu, Mar 16, 2023 at 02:42:51PM +0800, Yong Wu wrote: > drivers/iommu/mtk_iommu.c | 8 ++++++++ > 1 file changed, 8 insertions(+) Applied, thanks.
On Wed, 2023-03-22 at 15:32 +0100, Joerg Roedel wrote: > On Thu, Mar 16, 2023 at 02:42:51PM +0800, Yong Wu wrote: > > drivers/iommu/mtk_iommu.c | 8 ++++++++ > > 1 file changed, 8 insertions(+) > > Applied, thanks. Hi Joerg, Thanks very much for the applying. I'm sorry I had a typo in this version. Is it possible to use v3 instead? https://lore.kernel.org/linux-iommu/20230316101445.12443-1-yong.wu@mediatek.com/
On Thu, Mar 23, 2023 at 11:32:38AM +0000, Yong Wu (吴勇) wrote: > Thanks very much for the applying. I'm sorry I had a typo in this > version. Is it possible to use v3 instead? Done. Thanks for the heads-up.
diff --git a/drivers/iommu/mtk_iommu.c b/drivers/iommu/mtk_iommu.c index d5a4955910ff..1a75b4382a92 100644 --- a/drivers/iommu/mtk_iommu.c +++ b/drivers/iommu/mtk_iommu.c @@ -1258,6 +1258,14 @@ static int mtk_iommu_probe(struct platform_device *pdev) return PTR_ERR(data->bclk); } + if (MTK_IOMMU_HAS_FLAG(data->plat_data, PGTABLE_PA_35_EN)) { + ret = dma_set_mask(dev, DMA_BIT_MASK(35)); + if (!ret) { + dev_err(dev, "Failed to set dma_mask 35.\n"); + return ret; + } + } + pm_runtime_enable(dev); if (MTK_IOMMU_IS_TYPE(data->plat_data, MTK_IOMMU_TYPE_MM)) {