From patchwork Thu Mar 16 03:05:12 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Xingyu Wu X-Patchwork-Id: 70549 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a5d:604a:0:0:0:0:0 with SMTP id j10csp256214wrt; Wed, 15 Mar 2023 20:07:07 -0700 (PDT) X-Google-Smtp-Source: AK7set9TjaWVp4O2zctHULiLWIPnOpA/baHWV7yPIuB4ED+feF9/qWA/xjaP8OOThzRcKh6n5Mxy X-Received: by 2002:a05:6a20:918c:b0:d3:e4d8:a684 with SMTP id v12-20020a056a20918c00b000d3e4d8a684mr2319136pzd.7.1678936027166; Wed, 15 Mar 2023 20:07:07 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1678936027; cv=none; d=google.com; s=arc-20160816; b=HeZo+kh0lvxGD/b5RNedxFu8AwU0oqKJQAc2N3sGU2g3//xDC/jy/tczveLaMy4AgX w2zQ8wZW5vGvvTF3/0EdOsfLBRAo0lzZjpJbYsuyYwKPamk5k4pHReyKW2DsafrTcJYk qIbel98HRzUgy8IAKMVeX0uaC2FOlbjJF69YJPBBxJ+As/3RHjajQyRjGz8v/7DcMNxl c0XV0fESiFyV+KSPZiHBKFKyXVdoS3z2Dhjtoa0LexkcqVXOEi/r4s4owNut5HRNkYh0 dEFKUqRN1e+sRmWrU27novd94uvoHgLMJ+ao9K5RbaF1vMtIvAYl27S23vRS4BZYXLG1 w4DA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from; bh=VJPOrRYDG8O6lmaoZnFeypk9HcojwWL4T8zcMMWzTCc=; b=wn8n2fyUSIDjk/+sfgkgE8KpISXXP2Sc/EDf4gjJgafBbI6TEmOT7fLavE7yHAD18Q Sq8v9D8SqRASbImig1dXD6C0PXEXnh69UPtKYl1orRKUYGEFbIn6DyTw1SaFs1X1aM4Q i+rRZsrB8o6n5/2wm9dQwQLJhbqyyGTPki9rHh74a5UhFrJJ0SO7Euihu3sRufxejJZa BP92Mud849FHbT0ENd1TeWzIh5B5G+rLiPWLKEDXrE3BRhd9mPUOB93pqrUPyiYnpp5W Zul6eNeYaELqaREHm0SUE8bJonA3LzhukdGNIaHcVx3jQGl6feXApLLFa8HMzR28i3te RBjA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id cw10-20020a056a00450a00b005a8bf47f5d7si6400882pfb.207.2023.03.15.20.06.52; Wed, 15 Mar 2023 20:07:07 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S230018AbjCPDFt convert rfc822-to-8bit (ORCPT + 99 others); Wed, 15 Mar 2023 23:05:49 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:39364 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229844AbjCPDFZ (ORCPT ); Wed, 15 Mar 2023 23:05:25 -0400 Received: from fd01.gateway.ufhost.com (fd01.gateway.ufhost.com [61.152.239.71]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id BB6B24ED2; Wed, 15 Mar 2023 20:05:21 -0700 (PDT) Received: from EXMBX165.cuchost.com (unknown [175.102.18.54]) (using TLSv1 with cipher DHE-RSA-AES256-SHA (256/256 bits)) (Client CN "EXMBX165", Issuer "EXMBX165" (not verified)) by fd01.gateway.ufhost.com (Postfix) with ESMTP id 35AD624E0D6; Thu, 16 Mar 2023 11:05:20 +0800 (CST) Received: from EXMBX061.cuchost.com (172.16.6.61) by EXMBX165.cuchost.com (172.16.6.75) with Microsoft SMTP Server (TLS) id 15.0.1497.42; Thu, 16 Mar 2023 11:05:20 +0800 Received: from localhost.localdomain (113.72.145.194) by EXMBX061.cuchost.com (172.16.6.61) with Microsoft SMTP Server (TLS) id 15.0.1497.42; Thu, 16 Mar 2023 11:05:18 +0800 From: Xingyu Wu To: , , "Michael Turquette" , Stephen Boyd , Krzysztof Kozlowski , Philipp Zabel , Conor Dooley , "Emil Renner Berthing" CC: Rob Herring , Paul Walmsley , Palmer Dabbelt , Albert Ou , Hal Feng , Xingyu Wu , William Qiu , , Subject: [PATCH v2 4/6] dt-bindings: clock: jh7110-syscrg: Add PLL clock inputs Date: Thu, 16 Mar 2023 11:05:12 +0800 Message-ID: <20230316030514.137427-5-xingyu.wu@starfivetech.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20230316030514.137427-1-xingyu.wu@starfivetech.com> References: <20230316030514.137427-1-xingyu.wu@starfivetech.com> MIME-Version: 1.0 X-Originating-IP: [113.72.145.194] X-ClientProxiedBy: EXCAS064.cuchost.com (172.16.6.24) To EXMBX061.cuchost.com (172.16.6.61) X-YovoleRuleAgent: yovoleflag X-Spam-Status: No, score=-1.9 required=5.0 tests=BAYES_00,RCVD_IN_MSPIKE_H2, SPF_HELO_PASS,SPF_PASS autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1760492023771471765?= X-GMAIL-MSGID: =?utf-8?q?1760492023771471765?= Add PLL clock inputs from PLL clock generator. Signed-off-by: Xingyu Wu Acked-by: Krzysztof Kozlowski --- .../clock/starfive,jh7110-syscrg.yaml | 20 +++++++++++++++++-- 1 file changed, 18 insertions(+), 2 deletions(-) diff --git a/Documentation/devicetree/bindings/clock/starfive,jh7110-syscrg.yaml b/Documentation/devicetree/bindings/clock/starfive,jh7110-syscrg.yaml index 84373ae31644..55d4e7f09cd5 100644 --- a/Documentation/devicetree/bindings/clock/starfive,jh7110-syscrg.yaml +++ b/Documentation/devicetree/bindings/clock/starfive,jh7110-syscrg.yaml @@ -27,6 +27,9 @@ properties: - description: External I2S RX left/right channel clock - description: External TDM clock - description: External audio master clock + - description: PLL0 + - description: PLL1 + - description: PLL2 - items: - description: Main Oscillator (24 MHz) @@ -38,6 +41,9 @@ properties: - description: External I2S RX left/right channel clock - description: External TDM clock - description: External audio master clock + - description: PLL0 + - description: PLL1 + - description: PLL2 clock-names: oneOf: @@ -52,6 +58,9 @@ properties: - const: i2srx_lrck_ext - const: tdm_ext - const: mclk_ext + - const: pll0_out + - const: pll1_out + - const: pll2_out - items: - const: osc @@ -63,6 +72,9 @@ properties: - const: i2srx_lrck_ext - const: tdm_ext - const: mclk_ext + - const: pll0_out + - const: pll1_out + - const: pll2_out '#clock-cells': const: 1 @@ -93,12 +105,16 @@ examples: <&gmac1_rgmii_rxin>, <&i2stx_bclk_ext>, <&i2stx_lrck_ext>, <&i2srx_bclk_ext>, <&i2srx_lrck_ext>, - <&tdm_ext>, <&mclk_ext>; + <&tdm_ext>, <&mclk_ext>, + <&pllclk JH7110_CLK_PLL0_OUT>, + <&pllclk JH7110_CLK_PLL1_OUT>, + <&pllclk JH7110_CLK_PLL2_OUT>; clock-names = "osc", "gmac1_rmii_refin", "gmac1_rgmii_rxin", "i2stx_bclk_ext", "i2stx_lrck_ext", "i2srx_bclk_ext", "i2srx_lrck_ext", - "tdm_ext", "mclk_ext"; + "tdm_ext", "mclk_ext", + "pll0_out", "pll1_out", "pll2_out"; #clock-cells = <1>; #reset-cells = <1>; };