Message ID | 20230309023926.38682-1-chenhuiz@axis.com |
---|---|
State | New |
Headers |
Return-Path: <linux-kernel-owner@vger.kernel.org> Delivered-To: ouuuleilei@gmail.com Received: by 2002:a5d:5915:0:0:0:0:0 with SMTP id v21csp61334wrd; Wed, 8 Mar 2023 18:58:28 -0800 (PST) X-Google-Smtp-Source: AK7set+dl75a62izAT243iKBFc5Yrs50t/CuRCPGDv0T5I/gCkG7qmB4MTjc57zAEr/qaC5dakT4 X-Received: by 2002:a17:90a:350:b0:23a:340d:fa49 with SMTP id 16-20020a17090a035000b0023a340dfa49mr5022451pjf.32.1678330708487; Wed, 08 Mar 2023 18:58:28 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1678330708; cv=none; d=google.com; s=arc-20160816; b=HhCcZ/t6eKKXKnuuM7707ot7LzTFhYAAmD+EnJZ3dGnGI0NSgfjR1THV8j+2NkPLE6 A8OzUFD5gY+II5oTfXwMeNqMTueXAol9uzKuYX8ib0leD9NWkGENqd0ns/w20mEp0hyV /4AOgNfWT+nU5XhP3JqSVRrwzehlLoaaN3LjakySSlBvxCyVHtkb+ga5dth2PcN5BxO9 ISgiPVXdMt/eWTpaAC2DlVzfvr6BC7/mPllS8N2fAFvetVHByQupVZQ/ZkqHFUUEeVAE 0ddTQzf8rpwEm2qaEHIunnbUjOm4/PRnqucqho7Oj47t+cXl3AXW1Q7Op6Qu1MVKxUQl hdCw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from:dkim-signature; bh=/pduviUxdUwppzlaYefZ3H3U2LUt8NqAXlb8XAKtnSM=; b=os8tMrQiLrhC4GxZnpsQVQo/10TTOBriJCETNQqyJjxmbSKfKsPPTtzuJ0x6BGWasf YSV0okM2tT3vNyULvqPTs8pF7Xdjd7RCA+vAxbpfTDOCsR3T/v4Nc07xGzV5T7RTiFbU Wsyak5hoHfDUuSQmWNzwyEmHV0OWBuopcDb3cPamUT9oWANKwpzXQby0oZ/ZPDUd/I6P tYkGQIbXMh6cXD9O9Y1Q6ajTD3cR/6gmAHaRyFJHF5x/64qmqSmQsVTi39mHydoWfAM4 3QbuFpId1sgF3HDTG+J0nbRRT8YZxdZPCZTW2fhLYDKm3+1SJMA2sgYZPYzjWUA/p+PY h6sQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass (test mode) header.i=@axis.com header.s=axis-central1 header.b=oIs1gv6t; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=axis.com Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id n12-20020a17090a4e0c00b00234bcb4bce5si976739pjh.51.2023.03.08.18.58.11; Wed, 08 Mar 2023 18:58:28 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass (test mode) header.i=@axis.com header.s=axis-central1 header.b=oIs1gv6t; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=axis.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S229933AbjCICkP (ORCPT <rfc822;carlos.wei.hk@gmail.com> + 99 others); Wed, 8 Mar 2023 21:40:15 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:40536 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229623AbjCICkL (ORCPT <rfc822;linux-kernel@vger.kernel.org>); Wed, 8 Mar 2023 21:40:11 -0500 Received: from smtp1.axis.com (smtp1.axis.com [195.60.68.17]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 8FBA06189A; Wed, 8 Mar 2023 18:40:09 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=axis.com; q=dns/txt; s=axis-central1; t=1678329610; x=1709865610; h=from:to:cc:subject:date:message-id:mime-version: content-transfer-encoding; bh=/pduviUxdUwppzlaYefZ3H3U2LUt8NqAXlb8XAKtnSM=; b=oIs1gv6tv/vOeJlJmcP1h2lxfWfKv22DuHi+KgvJqGgYp+DoR9eqNMXM AhqQQUKNFPsrIJMmGnk4yguur1J4DjkfWo3lFLlBRDwFqCekmQhtJ7r+K orrmFM9aBZgk62uBuI9hD65bM78BNXEwZF9widY2iiiUKzonDGLpm5Wx9 uT6EgVY1uN+R5q8YlSkeN5LDWmSxf07rBvawxQTnNokOT+dXhgzPwyWhi 6OZY/qTletCiFuIjt7RNN48ekjYlggIR3qNsbTnhyFHDftgBAXst6OiqR bfhXNnxDuQpStkf16K+hvXSA0Z2tdbgg3duJw4VFNoOyeBk/HqqOhQ+Kw g==; From: Hermes Zhang <chenhuiz@axis.com> To: Sebastian Reichel <sre@kernel.org>, Rob Herring <robh+dt@kernel.org>, Krzysztof Kozlowski <krzysztof.kozlowski+dt@linaro.org>, Andrew Davis <afd@ti.com> CC: <kernel@axis.com>, Hermes Zhang <chenhuiz@axis.com>, <linux-pm@vger.kernel.org>, <devicetree@vger.kernel.org>, <linux-kernel@vger.kernel.org> Subject: [PATCH] dt-bindings: power: supply: bq256xx: Add ts-ignore property Date: Thu, 9 Mar 2023 10:39:26 +0800 Message-ID: <20230309023926.38682-1-chenhuiz@axis.com> X-Mailer: git-send-email 2.30.2 MIME-Version: 1.0 Content-Type: text/plain; charset="UTF-8" Content-Transfer-Encoding: 8bit X-Spam-Status: No, score=-4.4 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_MED,SPF_HELO_PASS, SPF_PASS autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: <linux-kernel.vger.kernel.org> X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1759857300835274312?= X-GMAIL-MSGID: =?utf-8?q?1759857300835274312?= |
Series |
dt-bindings: power: supply: bq256xx: Add ts-ignore property
|
|
Commit Message
Hermes Zhang
March 9, 2023, 2:39 a.m. UTC
Add a new property: ts-ignore to allow user to enable the TS_IGNORE flag
in chip. Ignore TS pin will allow user to control the charging
parameters instead of the default JEITA profile in chip.
Signed-off-by: Hermes Zhang <chenhuiz@axis.com>
---
Documentation/devicetree/bindings/power/supply/bq256xx.yaml | 6 ++++++
1 file changed, 6 insertions(+)
Comments
On 09/03/2023 03:39, Hermes Zhang wrote: > Add a new property: ts-ignore to allow user to enable the TS_IGNORE flag > in chip. Ignore TS pin will allow user to control the charging > parameters instead of the default JEITA profile in chip. You miss users of it. > > Signed-off-by: Hermes Zhang <chenhuiz@axis.com> > --- > Documentation/devicetree/bindings/power/supply/bq256xx.yaml | 6 ++++++ > 1 file changed, 6 insertions(+) > > diff --git a/Documentation/devicetree/bindings/power/supply/bq256xx.yaml b/Documentation/devicetree/bindings/power/supply/bq256xx.yaml > index 82f382a7ffb3..74fd48f4bec5 100644 > --- a/Documentation/devicetree/bindings/power/supply/bq256xx.yaml > +++ b/Documentation/devicetree/bindings/power/supply/bq256xx.yaml > @@ -68,6 +68,12 @@ properties: > Interrupt sends an active low, 256 μs pulse to host to report the charger > device status and faults. > > + ts-ignore: Missing vendor prefix... is this generic property? ts-ignore is very cryptic. You should describe here rather desired system characteristic. Why anyone would need to use it per-board level? > + type: boolean > + description: | > + If this property is set, the TS_IGNORE flag will be set to 1 which means > + will not apply JEITA profile during the charging.> + > required: > - compatible > - reg Best regards, Krzysztof
On 2023/3/9 18:12, Krzysztof Kozlowski wrote: > On 09/03/2023 03:39, Hermes Zhang wrote: >> Add a new property: ts-ignore to allow user to enable the TS_IGNORE flag >> in chip. Ignore TS pin will allow user to control the charging >> parameters instead of the default JEITA profile in chip. > You miss users of it. Could you give some more info about what I missed? > @@ -68,6 +68,12 @@ properties: > Interrupt sends an active low, 256 μs pulse to host to report the charger > device status and faults. > > + ts-ignore: > Missing vendor prefix... is this generic property? ts-ignore is very > cryptic. You should describe here rather desired system characteristic. > Why anyone would need to use it per-board level? OK, I will fix it. Will "ti,ignore-ts-pin" be better? Yes, it's a generic. To disable the TS pin, actually we also could do it from HW, but from software, it could be more flexble. But if HW already disable it, then you don't need to do it again from dts. BTW, I find I may miss some information here: the ts-ignore feature is not support by all the chips list here, I will add some comment for which chip support it. Best Regards, Hermes
On 10/03/2023 04:48, Hermes Zhang wrote: > On 2023/3/9 18:12, Krzysztof Kozlowski wrote: >> On 09/03/2023 03:39, Hermes Zhang wrote: >>> Add a new property: ts-ignore to allow user to enable the TS_IGNORE flag >>> in chip. Ignore TS pin will allow user to control the charging >>> parameters instead of the default JEITA profile in chip. >> You miss users of it. > Could you give some more info about what I missed? Users. DTS and driver code. >> @@ -68,6 +68,12 @@ properties: >> Interrupt sends an active low, 256 μs pulse to host to report the charger >> device status and faults. >> >> + ts-ignore: >> Missing vendor prefix... is this generic property? ts-ignore is very >> cryptic. You should describe here rather desired system characteristic. >> Why anyone would need to use it per-board level? > > OK, I will fix it. Will "ti,ignore-ts-pin" be better? No, because does not describe system characteristic. Read again my last two sentences. > Yes, it's a > generic. To disable the TS pin, actually we also could do it from HW, > but from software, it could be more flexble. But if HW already disable > it, then you don't need to do it again from dts. If this is configurable from HW, why this should be in DT? Best regards, Krzysztof
diff --git a/Documentation/devicetree/bindings/power/supply/bq256xx.yaml b/Documentation/devicetree/bindings/power/supply/bq256xx.yaml index 82f382a7ffb3..74fd48f4bec5 100644 --- a/Documentation/devicetree/bindings/power/supply/bq256xx.yaml +++ b/Documentation/devicetree/bindings/power/supply/bq256xx.yaml @@ -68,6 +68,12 @@ properties: Interrupt sends an active low, 256 μs pulse to host to report the charger device status and faults. + ts-ignore: + type: boolean + description: | + If this property is set, the TS_IGNORE flag will be set to 1 which means + will not apply JEITA profile during the charging. + required: - compatible - reg