From patchwork Tue Mar 7 02:39:22 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: "Li, Xin3" X-Patchwork-Id: 65240 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a5d:5915:0:0:0:0:0 with SMTP id v21csp2215984wrd; Mon, 6 Mar 2023 19:25:48 -0800 (PST) X-Google-Smtp-Source: AK7set/YGq2RyztMLnMInG5NLuP21j916SaRbbtL1sOwk5ryvxnmkAP21Erzrdkp57we1o//gXZT X-Received: by 2002:a05:6a20:3d87:b0:be:da1c:df65 with SMTP id s7-20020a056a203d8700b000beda1cdf65mr15990025pzi.28.1678159548008; Mon, 06 Mar 2023 19:25:48 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1678159547; cv=none; d=google.com; s=arc-20160816; b=kpOUJlTWbSbwLrryqhcGZ7A8vNlNO9i8SYj6vBa4XhJ7pRJPiashQe0vW5InuoLwoX C+LsqANXwlwB/gHW0YYn8gZWe6KemkwapCjyihWU+I5hFJciNt96bdrRRryADp34oxBA 9YsjvodqE8yugD5FHnNijGhaCCtNSIVz0cBdgSJ6aY8ZDPxSTIqe/PCn0XDAjgJAW5gw SvCUIZhMPKVP3RaWO238j3zrZmOXankwGTmt14uKaJRbHw9MApFNkSc183+SpW7Mpl/d IRhwIY5CNORDlIHVBDynif1XE6/bZDjbR35o4QVsjDbChS81JAVOkG44+BRdtjpSAhoM tlYQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=P6HtFL7+PoyEnNsypW2XPKGndzZapARWh2X/00BDeqI=; b=yxPZ0ppg4wN+KbEAl5rCrHGwZwc55vDQchTHFIfrVjlIcKJIZiLl6YBYWFMjz0At8/ jAcjBCR/5ohV2/RcgP2cEMmWBuwWVaLLkVcHLCAeJNqDS3Fm9XOnzHEcrbZUV7vhFZor vj7SVxNCEJIQ0QNB1XPAN9SwKtOMAyj7f/pRdLchvGiZlth/K7C48RwafczvN0Lstoir YSZmGFU8N+ssX8FXUD0nZI9t0XKpOo4i4Ey2aM6OsqGSZcpqCHGfH1SoR/iDxXBw8ufa s30ZEcxVBYywdNbCf5pTYTnU27E4SCAHx6Z6UcFa8uiwMsO3+aE4v2Ddz9sPTPHjnzqd 5qTw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@intel.com header.s=Intel header.b=ewelpOh7; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id 67-20020a621846000000b005deabd4f3d2si10866566pfy.36.2023.03.06.19.25.35; Mon, 06 Mar 2023 19:25:47 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@intel.com header.s=Intel header.b=ewelpOh7; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S230350AbjCGDGA (ORCPT + 99 others); Mon, 6 Mar 2023 22:06:00 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:42868 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230210AbjCGDF2 (ORCPT ); Mon, 6 Mar 2023 22:05:28 -0500 Received: from mga03.intel.com (mga03.intel.com [134.134.136.65]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 51BA278CAF; Mon, 6 Mar 2023 19:05:25 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1678158325; x=1709694325; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=8lktqN9Ow6nF5dYh+N7FoY+KesvEnknJu52aiBKcpfg=; b=ewelpOh7+t3F74UDTx8YAnXVH0e0i158mPgmyEq/bLj1D0w63TS9flTu JjL7JACyYt/CJbQzcpgmZ1zT0Eup/bsyjpFJnKS0ifocIFuctLDjf7RMj 3bva5PR99ebalag9SqJ/ChES4wjo99X3nRl8jNpC6Q2i7n75YAT4xx5lO YgHjielNkyRf5UVKcjSfrnHBWd/vDSJcVkN8LO2StALqND1CNIShSAnte vOdJPG6nVO6spwS6eCy4ie5anVDxDolzpmfMXGMMRaB9PYe4aLaxKKiRR AsQ66uhtiPqm8q9/L3f28Xutm7JnMRxOdq2GMVim4jbx2QGfxXtVetGGN g==; X-IronPort-AV: E=McAfee;i="6500,9779,10641"; a="338072401" X-IronPort-AV: E=Sophos;i="5.98,238,1673942400"; d="scan'208";a="338072401" Received: from orsmga002.jf.intel.com ([10.7.209.21]) by orsmga103.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 06 Mar 2023 19:05:14 -0800 X-ExtLoop1: 1 X-IronPort-AV: E=McAfee;i="6500,9779,10641"; a="676409783" X-IronPort-AV: E=Sophos;i="5.98,238,1673942400"; d="scan'208";a="676409783" Received: from unknown (HELO fred..) ([172.25.112.68]) by orsmga002.jf.intel.com with ESMTP; 06 Mar 2023 19:05:13 -0800 From: Xin Li To: linux-kernel@vger.kernel.org, x86@kernel.org, kvm@vger.kernel.org Cc: tglx@linutronix.de, mingo@redhat.com, bp@alien8.de, dave.hansen@linux.intel.com, hpa@zytor.com, peterz@infradead.org, andrew.cooper3@citrix.com, seanjc@google.com, pbonzini@redhat.com, ravi.v.shankar@intel.com Subject: [PATCH v5 10/34] x86/fred: add Kconfig option for FRED (CONFIG_X86_FRED) Date: Mon, 6 Mar 2023 18:39:22 -0800 Message-Id: <20230307023946.14516-11-xin3.li@intel.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20230307023946.14516-1-xin3.li@intel.com> References: <20230307023946.14516-1-xin3.li@intel.com> MIME-Version: 1.0 X-Spam-Status: No, score=-4.4 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_MED, SPF_HELO_NONE,SPF_NONE,URIBL_BLOCKED autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1759677826636976513?= X-GMAIL-MSGID: =?utf-8?q?1759677826636976513?= From: "H. Peter Anvin (Intel)" Add the configuration option CONFIG_X86_FRED to enable FRED. Signed-off-by: H. Peter Anvin (Intel) Tested-by: Shan Kang Signed-off-by: Xin Li --- arch/x86/Kconfig | 9 +++++++++ 1 file changed, 9 insertions(+) diff --git a/arch/x86/Kconfig b/arch/x86/Kconfig index a825bf031f49..da62178bb246 100644 --- a/arch/x86/Kconfig +++ b/arch/x86/Kconfig @@ -500,6 +500,15 @@ config X86_CPU_RESCTRL Say N if unsure. +config X86_FRED + bool "Flexible Return and Event Delivery" + depends on X86_64 + help + When enabled, try to use Flexible Return and Event Delivery + instead of the legacy SYSCALL/SYSENTER/IDT architecture for + ring transitions and exception/interrupt handling if the + system supports. + if X86_32 config X86_BIGSMP bool "Support for big SMP systems with more than 8 CPUs"