From patchwork Wed Mar 1 09:11:35 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Ravi Gunasekaran X-Patchwork-Id: 62806 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a5d:5915:0:0:0:0:0 with SMTP id v21csp3524123wrd; Wed, 1 Mar 2023 01:15:50 -0800 (PST) X-Google-Smtp-Source: AK7set8i/cs/s55yNLC22kcz9f0rbtYiIE3BN83CDxOLHU3YLxYWx+yjchNQxNjSAdNsu/hf7qaF X-Received: by 2002:a17:906:2c0b:b0:88c:4f0d:85af with SMTP id e11-20020a1709062c0b00b0088c4f0d85afmr5321769ejh.75.1677662150581; Wed, 01 Mar 2023 01:15:50 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1677662150; cv=none; d=google.com; s=arc-20160816; b=GfKAneKKRNfuwGVHswdB9scOXY4weqYeW9jaMwIJOSAJzXGEuFbxk/fONqLKVKP2KF +Z0gQy+3h8IIu+WE6XakOD9Uhryg9H2B20WnfuCgxeyJW/Je84ttLt5xPFhtohk/Yq/j Tzj5f9/1OMyiIWekyaHlmrSjrxATnSZLtk9IgClllz4djjcLOjUo2eu7XEBbJ+YOiCmI co+IluaIm1fcmuqWAH0lL9QROMMHRTBqOO1rbEy9g4cTj8yVcs0gTQLtSpBz7Sjx04ns cnS7sRwmP201FfeTJyTnfhVgu3qn8OoDHQ4XHzbCC8jFhZbZobFI4j7KRYjipSgpXn36 z/qw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:dkim-signature; bh=PsmOSiud1tn30B9fR/Pq2U9jIarMGLDIuODCkjtM9rQ=; b=xFLw+Q2D/udelhZwzBDMk4FhvLMKpCAnpOlGbnRR2/T/Atxe0R3Ocwlr1uQvofll8C izxWp729vpxS9fKxS8N3d3KbE03XYgcL2IT5eu6euALQuwKiZ71/EOnNT1AAq+arHAmy 3UEVTuGvlQh9DwHzU9I/aCR/GpRttd5WvV5gdGWllx+E0kJLsIzwMfYLjjppKUxt3VnB dVubMj3vyzUwrflwopFFXO14FPlnnXrihWjEvS/H/FQQb2i8enNJ4vkJ3A8m5iR9pNgm rpOSqQK5d7iLpREN5IRWpWq8vZ11pF0iBAYVAghzpsPsrvCVHJyAocFxshcL4EUCsGFe lzZg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=IgRKqkhf; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id dr6-20020a170907720600b008db13af5642si17098847ejc.84.2023.03.01.01.15.28; Wed, 01 Mar 2023 01:15:50 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=IgRKqkhf; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S229819AbjCAJNA (ORCPT + 99 others); Wed, 1 Mar 2023 04:13:00 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:35364 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229813AbjCAJMw (ORCPT ); Wed, 1 Mar 2023 04:12:52 -0500 Received: from fllv0016.ext.ti.com (fllv0016.ext.ti.com [198.47.19.142]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 8AE5D3B238; Wed, 1 Mar 2023 01:12:22 -0800 (PST) Received: from fllv0034.itg.ti.com ([10.64.40.246]) by fllv0016.ext.ti.com (8.15.2/8.15.2) with ESMTP id 3219CAa4105647; Wed, 1 Mar 2023 03:12:10 -0600 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1677661930; bh=PsmOSiud1tn30B9fR/Pq2U9jIarMGLDIuODCkjtM9rQ=; h=From:To:CC:Subject:Date:In-Reply-To:References; b=IgRKqkhfu4XkyVlbM4bH/wWYvVTl9ifiT4NtXlsQynLO4UluycvG44TpKZE62jwUk nqm1mB6jTLnxuP27l6F76nuuSRo2D+Gj7nu3UnOnG1uas20LcnQANHCjxFzE/M6xCv fGzQSrBIi/ZOQZmb78f6gS5VBOHgP62EShiFZDVk= Received: from DFLE100.ent.ti.com (dfle100.ent.ti.com [10.64.6.21]) by fllv0034.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 3219CAj3061509 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Wed, 1 Mar 2023 03:12:10 -0600 Received: from DFLE105.ent.ti.com (10.64.6.26) by DFLE100.ent.ti.com (10.64.6.21) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.16; Wed, 1 Mar 2023 03:12:09 -0600 Received: from lelv0327.itg.ti.com (10.180.67.183) by DFLE105.ent.ti.com (10.64.6.26) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.16 via Frontend Transport; Wed, 1 Mar 2023 03:12:09 -0600 Received: from uda0500640.dal.design.ti.com (ileaxei01-snat2.itg.ti.com [10.180.69.6]) by lelv0327.itg.ti.com (8.15.2/8.15.2) with ESMTP id 3219BbbG088843; Wed, 1 Mar 2023 03:12:06 -0600 From: Ravi Gunasekaran To: , , , , , , , , CC: , , Subject: [PATCH v12 7/8] arm64: dts: ti: k3-j721s2-main: Add PCIe device tree node Date: Wed, 1 Mar 2023 14:41:35 +0530 Message-ID: <20230301091136.17862-8-r-gunasekaran@ti.com> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20230301091136.17862-1-r-gunasekaran@ti.com> References: <20230301091136.17862-1-r-gunasekaran@ti.com> MIME-Version: 1.0 X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 X-Spam-Status: No, score=-4.4 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_MED, SPF_HELO_PASS,SPF_PASS autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1759156267069444319?= X-GMAIL-MSGID: =?utf-8?q?1759156267069444319?= From: Aswath Govindraju Add PCIe1 RC device tree node for the single PCIe instance present on the J721S2. Reviewed-by: Siddharth Vadapalli Signed-off-by: Aswath Govindraju Signed-off-by: Vignesh Raghavendra Signed-off-by: Matt Ranostay Signed-off-by: Ravi Gunasekaran --- Changes from v11: * Cleaned up comments Changes from v10: * Removed Link tag from commit message Changes from v9: * No change Changes from v8: * No change Changes from v7: * No change Changes from v6: * Remove the pcie_ep node as device cannot act as RC and EP at the same time Changes from v5: * No change Changes from v4: * No change Changes from v3: * No change Changes from v2: * Patch newly added to the series arch/arm64/boot/dts/ti/k3-j721s2-main.dtsi | 43 ++++++++++++++++++++++ 1 file changed, 43 insertions(+) diff --git a/arch/arm64/boot/dts/ti/k3-j721s2-main.dtsi b/arch/arm64/boot/dts/ti/k3-j721s2-main.dtsi index 96e7dcc5ebad..8184391647d5 100644 --- a/arch/arm64/boot/dts/ti/k3-j721s2-main.dtsi +++ b/arch/arm64/boot/dts/ti/k3-j721s2-main.dtsi @@ -851,6 +851,49 @@ }; }; + pcie1_rc: pcie@2910000 { + compatible = "ti,j7200-pcie-host", "ti,j721e-pcie-host"; + reg = <0x00 0x02910000 0x00 0x1000>, + <0x00 0x02917000 0x00 0x400>, + <0x00 0x0d800000 0x00 0x00800000>, + <0x00 0x18000000 0x00 0x00001000>; + reg-names = "intd_cfg", "user_cfg", "reg", "cfg"; + interrupt-names = "link_state"; + interrupts = ; + device_type = "pci"; + ti,syscon-pcie-ctrl = <&scm_conf 0x074>; + max-link-speed = <3>; + num-lanes = <4>; + power-domains = <&k3_pds 276 TI_SCI_PD_EXCLUSIVE>; + clocks = <&k3_clks 276 41>; + clock-names = "fck"; + #address-cells = <3>; + #size-cells = <2>; + bus-range = <0x0 0xff>; + vendor-id = <0x104c>; + device-id = <0xb013>; + msi-map = <0x0 &gic_its 0x0 0x10000>; + dma-coherent; + ranges = <0x01000000 0x0 0x18001000 0x00 0x18001000 0x0 0x0010000>, + <0x02000000 0x0 0x18011000 0x00 0x18011000 0x0 0x7fef000>; + dma-ranges = <0x02000000 0x0 0x0 0x0 0x0 0x10000 0x0>; + #interrupt-cells = <1>; + interrupt-map-mask = <0 0 0 7>; + interrupt-map = <0 0 0 1 &pcie1_intc 0>, /* INT A */ + <0 0 0 2 &pcie1_intc 0>, /* INT B */ + <0 0 0 3 &pcie1_intc 0>, /* INT C */ + <0 0 0 4 &pcie1_intc 0>; /* INT D */ + + status = "disabled"; + + pcie1_intc: interrupt-controller { + interrupt-controller; + #interrupt-cells = <1>; + interrupt-parent = <&gic500>; + interrupts = ; + }; + }; + main_mcan0: can@2701000 { compatible = "bosch,m_can"; reg = <0x00 0x02701000 0x00 0x200>,