| Message ID | 20230301015942.462799-4-jithu.joseph@intel.com |
|---|---|
| State | New |
| Headers |
Return-Path: <linux-kernel-owner@vger.kernel.org>
Delivered-To: ouuuleilei@gmail.com
Received: by 2002:a5d:5915:0:0:0:0:0 with SMTP id v21csp3374370wrd;
Tue, 28 Feb 2023 18:07:02 -0800 (PST)
X-Google-Smtp-Source:
AK7set8+e6J/5qmNQ5GM+pvXiHcDmyx4llK+cHAxf4/eRKVON9wEJuQFmZKW6gOXp8WyZ6O+GOhD
X-Received: by 2002:a05:6a20:42a3:b0:cd:83b1:420d with SMTP id
o35-20020a056a2042a300b000cd83b1420dmr5853364pzj.38.1677636422020;
Tue, 28 Feb 2023 18:07:02 -0800 (PST)
ARC-Seal: i=1; a=rsa-sha256; t=1677636422; cv=none;
d=google.com; s=arc-20160816;
b=HvdXveDVItb0qEnZkY46iA7+tyedDCJ1wanqhCmI346FmcS93TbixxsJZjE+1jYUe/
4ve4BjskrzB60iZjaQVD2KjsPHurcw2A1jWU/tzj5ZUkiDcz3kvAQPjoaB+Gq+DIR64C
JGQCLSQOU745Y2kH5g7/6AWMRH4Od2LhEJkSJO1JMpXMSeqUy3J23lFk9nmLXcpOJCRn
csCeC2akOa1+4LuLWTD31EfN1tzZDRgqDflH5qCjvH0bRai4MLKwEuzwI+y4ZjNzRaD7
fR+JGN/oKH8URTaJa/IuH2eoFNxHa2pOC2s7RPlSoXqBkokzTXle0gjxsIYsi0FQD88+
PyJQ==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com;
s=arc-20160816;
h=list-id:precedence:content-transfer-encoding:mime-version
:references:in-reply-to:message-id:date:subject:cc:to:from
:dkim-signature;
bh=KlZNF4bJMw7wDyGGkwEVCDxJp7qpc08PsOuSDPDhJJc=;
b=Ucc74gqeOKOZ5hXPIIH+5eCe0v68rvXW5jXUYxOzwK4UVQOMRPR21r0M7VM4KJx48T
aJlCIUjG9dLy9vfRMqk6N7EnoMtq/J+uo0I5AOULlqd0iAkzPkku4zpBOJOcql9BX/3U
WZHFX8LdPkQcjrU7snej6w5GGi/bJ0+T62fDDVB1O9QyIehjKbSMVp/PxvKJbDxV4DPh
9/nZus1tC8kGYZ3YVObOewwBc/rqw2k58iDtjx7USyzuU3kqrzTXwapAWMy3vCyidZUm
c42uZ/+CataQtWUkGCPgJCYFRAoiaNd4V7aagrCfI24s08Kofbl9xiSNA4W/0vRYF2JT
0p/A==
ARC-Authentication-Results: i=1; mx.google.com;
dkim=pass header.i=@intel.com header.s=Intel header.b=MV2yw9Uv;
spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org
designates 2620:137:e000::1:20 as permitted sender)
smtp.mailfrom=linux-kernel-owner@vger.kernel.org;
dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com
Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20])
by mx.google.com with ESMTP id
j1-20020a654281000000b004d23a59d6e9si10366372pgp.373.2023.02.28.18.06.48;
Tue, 28 Feb 2023 18:07:02 -0800 (PST)
Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org
designates 2620:137:e000::1:20 as permitted sender)
client-ip=2620:137:e000::1:20;
Authentication-Results: mx.google.com;
dkim=pass header.i=@intel.com header.s=Intel header.b=MV2yw9Uv;
spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org
designates 2620:137:e000::1:20 as permitted sender)
smtp.mailfrom=linux-kernel-owner@vger.kernel.org;
dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
id S229845AbjCACB1 (ORCPT <rfc822;aaron.seo0120@gmail.com>
+ 99 others); Tue, 28 Feb 2023 21:01:27 -0500
Received: from lindbergh.monkeyblade.net ([23.128.96.19]:49692 "EHLO
lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
with ESMTP id S229754AbjCACBP (ORCPT
<rfc822;linux-kernel@vger.kernel.org>);
Tue, 28 Feb 2023 21:01:15 -0500
Received: from mga05.intel.com (mga05.intel.com [192.55.52.43])
by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 1C0062C641;
Tue, 28 Feb 2023 18:01:15 -0800 (PST)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple;
d=intel.com; i=@intel.com; q=dns/txt; s=Intel;
t=1677636075; x=1709172075;
h=from:to:cc:subject:date:message-id:in-reply-to:
references:mime-version:content-transfer-encoding;
bh=RJlwSFVpT1cewwIwRvUfBxfg5OygWbxR/zFOIt+ZgzQ=;
b=MV2yw9Uv0afad4Nu/6Pekq++YIBU1rZHij8ADogIsuWc81MUQFMmgrrj
8T7+oNj0vUpON6b4UocgPpYZxxuLuj9LBCaQhaAzA1FSEUAmZrIdDhj8C
kXbZOuf4+p4WEIprx3a07Xc7LfaTS1xtKjfyEXSjxpkkznvtS6Ted0bD5
/878HbzWW+IkuhLzRFXtC87tcnN5QJQv70qHY9L02BQelAar18/tFbB+D
z4l96G0OM2tTpwMrW3AUWpn9iQ2fagN+cBdJ3f/5V2f4KTEmBsyDJTF/1
MUawczYITWX/jvYuoniPp6oweQgTcnBHfHHsOMnih83JnXb2PyaPL6+/t
Q==;
X-IronPort-AV: E=McAfee;i="6500,9779,10635"; a="420558438"
X-IronPort-AV: E=Sophos;i="5.98,223,1673942400";
d="scan'208";a="420558438"
Received: from orsmga008.jf.intel.com ([10.7.209.65])
by fmsmga105.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384;
28 Feb 2023 18:01:13 -0800
X-IronPort-AV: E=McAfee;i="6500,9779,10635"; a="704639950"
X-IronPort-AV: E=Sophos;i="5.98,223,1673942400";
d="scan'208";a="704639950"
Received: from jithujos.sc.intel.com ([172.25.103.66])
by orsmga008-auth.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384;
28 Feb 2023 18:01:12 -0800
From: Jithu Joseph <jithu.joseph@intel.com>
To: hdegoede@redhat.com, markgross@kernel.org
Cc: tglx@linutronix.de, mingo@redhat.com, bp@alien8.de,
dave.hansen@linux.intel.com, x86@kernel.org, hpa@zytor.com,
gregkh@linuxfoundation.org, rostedt@goodmis.org,
jithu.joseph@intel.com, ashok.raj@intel.com, tony.luck@intel.com,
linux-kernel@vger.kernel.org, platform-driver-x86@vger.kernel.org,
patches@lists.linux.dev, ravi.v.shankar@intel.com,
thiago.macieira@intel.com, athenas.jimenez.gonzalez@intel.com,
sohil.mehta@intel.com
Subject: [PATCH v3 3/8] x86/include/asm/msr-index.h: Add IFS Array test bits
Date: Tue, 28 Feb 2023 17:59:37 -0800
Message-Id: <20230301015942.462799-4-jithu.joseph@intel.com>
X-Mailer: git-send-email 2.25.1
In-Reply-To: <20230301015942.462799-1-jithu.joseph@intel.com>
References: <20230214234426.344960-1-jithu.joseph@intel.com>
<20230301015942.462799-1-jithu.joseph@intel.com>
MIME-Version: 1.0
Content-Transfer-Encoding: 8bit
X-Spam-Status: No, score=-4.4 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH,
DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_MED,
SPF_HELO_NONE,SPF_NONE autolearn=ham autolearn_force=no version=3.4.6
X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on
lindbergh.monkeyblade.net
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org
X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?=
X-GMAIL-THRID: =?utf-8?q?1756583687208982608?=
X-GMAIL-MSGID: =?utf-8?q?1759129288598960764?=
|
| Series |
Add Array BIST test support to IFS
|
|
Commit Message
Jithu Joseph
March 1, 2023, 1:59 a.m. UTC
Define MSR bitfields for enumerating support for Array BIST test. Signed-off-by: Jithu Joseph <jithu.joseph@intel.com> Reviewed-by: Tony Luck <tony.luck@intel.com> --- arch/x86/include/asm/msr-index.h | 2 ++ 1 file changed, 2 insertions(+)
Comments
Hi, On 3/1/23 02:59, Jithu Joseph wrote: > Define MSR bitfields for enumerating support for Array BIST test. > > Signed-off-by: Jithu Joseph <jithu.joseph@intel.com> > Reviewed-by: Tony Luck <tony.luck@intel.com> > --- > arch/x86/include/asm/msr-index.h | 2 ++ > 1 file changed, 2 insertions(+) > > diff --git a/arch/x86/include/asm/msr-index.h b/arch/x86/include/asm/msr-index.h > index d3fe82c5d6b6..ad8997773ad3 100644 > --- a/arch/x86/include/asm/msr-index.h > +++ b/arch/x86/include/asm/msr-index.h > @@ -197,6 +197,8 @@ > > /* Abbreviated from Intel SDM name IA32_INTEGRITY_CAPABILITIES */ > #define MSR_INTEGRITY_CAPS 0x000002d9 > +#define MSR_INTEGRITY_CAPS_ARRAY_BIST_BIT 2 > +#define MSR_INTEGRITY_CAPS_ARRAY_BIST BIT(MSR_INTEGRITY_CAPS_ARRAY_BIST_BIT) > #define MSR_INTEGRITY_CAPS_PERIODIC_BIST_BIT 4 > #define MSR_INTEGRITY_CAPS_PERIODIC_BIST BIT(MSR_INTEGRITY_CAPS_PERIODIC_BIST_BIT) > Thanks, patch looks good to me: Reviewed-by: Hans de Goede <hdegoede@redhat.com> Regards, Hans
diff --git a/arch/x86/include/asm/msr-index.h b/arch/x86/include/asm/msr-index.h index d3fe82c5d6b6..ad8997773ad3 100644 --- a/arch/x86/include/asm/msr-index.h +++ b/arch/x86/include/asm/msr-index.h @@ -197,6 +197,8 @@ /* Abbreviated from Intel SDM name IA32_INTEGRITY_CAPABILITIES */ #define MSR_INTEGRITY_CAPS 0x000002d9 +#define MSR_INTEGRITY_CAPS_ARRAY_BIST_BIT 2 +#define MSR_INTEGRITY_CAPS_ARRAY_BIST BIT(MSR_INTEGRITY_CAPS_ARRAY_BIST_BIT) #define MSR_INTEGRITY_CAPS_PERIODIC_BIST_BIT 4 #define MSR_INTEGRITY_CAPS_PERIODIC_BIST BIT(MSR_INTEGRITY_CAPS_PERIODIC_BIST_BIT)