From patchwork Fri Feb 24 07:01:36 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: "Li, Xin3" X-Patchwork-Id: 61167 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a5d:5915:0:0:0:0:0 with SMTP id v21csp757234wrd; Thu, 23 Feb 2023 23:32:11 -0800 (PST) X-Google-Smtp-Source: AK7set9h6kcsoMB/NFaqNS/0z2P2BzD9F10+stbnw9koCaBzrP/5Vvpac/erz2LT0+hZeqOVO1g9 X-Received: by 2002:aa7:d494:0:b0:4ab:4949:32e9 with SMTP id b20-20020aa7d494000000b004ab494932e9mr13798645edr.18.1677223931468; Thu, 23 Feb 2023 23:32:11 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1677223931; cv=none; d=google.com; s=arc-20160816; b=L1yk/V42ueL/gqdbgaTFcfg1IxjGYYiVL/sGpLYTupo1Q8rSOCh3AnMxd036U9NBmJ o9tQsbF3kGYhO53ke6ixF3wYM8YyREeLpnqwwAeZyRnv63y8UDkUuwK886Dl7RbkTCQJ A4hpsroT+TMmKdGPAhaqTZ/6RMeJ57+EKET/MbO85pIxQJq3SA0SSfvsMhURFheenPyt zhIxdDWj/f+F8KVaeBsyZBgfj/IjVdjzxWyZsza2exNEfnhzqEphu3bA2HWLLdrzY6Y6 cblZbOIJb3mA8mcHghCT/bMLQR7YC6kxMjKXDx2FhQqf86sVmwBnzc1MKeTLVVVfs0Jn 5RQA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=FE6FDXmqyBBt+Tfg2msnjP2UFnU6y5G6V7ez+EpL40w=; b=r4IDhX7sEExGtmJLyC8v3jp75fIOMxcv0Ew91puHOTxNRqCDubr4RCWSzFTjggfvK8 RKsJDsTxNVqVJvfaUCA22ktSe9+Ek/ZCYq3sPgluzXdvkN7p2BDNKIwDRvTYA2f1ua/O dtyKiuntK4Jzw4zCBYIZ4s640GokxSuNmkMTm9u6pOsk1hVf26VZD//QNKME2QxpQoLr P/ercxuyO2+bMWpPdZiTZtYt31xe4xNqdnfTy/9GLPA/5fMzMcqx/4UP47CnzKVb3z1q QIL55sMpG/qEe6F/MDTj0qHK2RAUV6b+8Eo51EcJRXtf65VqHS8F9bDoPtci4vWIvfyH v4Ew== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@intel.com header.s=Intel header.b=CTVkGlei; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id wj3-20020a170907050300b008b17e1a1916si20392133ejb.764.2023.02.23.23.31.48; Thu, 23 Feb 2023 23:32:11 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@intel.com header.s=Intel header.b=CTVkGlei; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S229722AbjBXH3P (ORCPT + 99 others); Fri, 24 Feb 2023 02:29:15 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:41344 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229806AbjBXH2m (ORCPT ); Fri, 24 Feb 2023 02:28:42 -0500 Received: from mga09.intel.com (mga09.intel.com [134.134.136.24]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 8B1F43E096; Thu, 23 Feb 2023 23:28:08 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1677223690; x=1708759690; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=DXWzRKSSyqMjPoIPiIoUDCKH+1kgB2RrJrK5bG2JTVs=; b=CTVkGleiDY9r15cDXNNckV+fdWrXFU5bbmsPXx09bgjFB1XTX4UY2+xq RLEjDI2MFF8CYQyXxOOcYAL8ytwXiJm9Mkz4Lxo08X8wUq31WErUeWNCg losHk11JRrxpAcVW7MCbfk1NknJ0PLUU/ezc8pRpthkhW+OVjHMpXiFL8 H/gW5DqV64Gj7fT4PfUFpmG2S9ZYWajGf3NU7GJfnc25SHE8LjoKTzbKW Rxr18XrZ+VJ42Ul0Rf828vXe6jJCUMPwbnHqjTkmb32sGjpW+BEtIaNKI 3gz9MOSjOSIiLs9WguG+D64wMOwcrtpivZkEga6vsSvZRUq7fzm5+UanI g==; X-IronPort-AV: E=McAfee;i="6500,9779,10630"; a="334836108" X-IronPort-AV: E=Sophos;i="5.97,324,1669104000"; d="scan'208";a="334836108" Received: from fmsmga001.fm.intel.com ([10.253.24.23]) by orsmga102.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 23 Feb 2023 23:27:25 -0800 X-ExtLoop1: 1 X-IronPort-AV: E=McAfee;i="6500,9779,10630"; a="815639261" X-IronPort-AV: E=Sophos;i="5.97,324,1669104000"; d="scan'208";a="815639261" Received: from unknown (HELO fred..) ([172.25.112.68]) by fmsmga001.fm.intel.com with ESMTP; 23 Feb 2023 23:27:24 -0800 From: Xin Li To: linux-kernel@vger.kernel.org, x86@kernel.org, kvm@vger.kernel.org Cc: tglx@linutronix.de, mingo@redhat.com, bp@alien8.de, dave.hansen@linux.intel.com, hpa@zytor.com, peterz@infradead.org, andrew.cooper3@citrix.com, seanjc@google.com, pbonzini@redhat.com, ravi.v.shankar@intel.com Subject: [RFC PATCH v3 23/32] x86/fred: update MSR_IA32_FRED_RSP0 during task switch Date: Thu, 23 Feb 2023 23:01:36 -0800 Message-Id: <20230224070145.3572-24-xin3.li@intel.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20230224070145.3572-1-xin3.li@intel.com> References: <20230224070145.3572-1-xin3.li@intel.com> MIME-Version: 1.0 X-Spam-Status: No, score=-4.4 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_MED, RCVD_IN_MSPIKE_H3,RCVD_IN_MSPIKE_WL,SPF_HELO_NONE,SPF_NONE autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1758696761348655576?= X-GMAIL-MSGID: =?utf-8?q?1758696761348655576?= From: "H. Peter Anvin (Intel)" MSR_IA32_FRED_RSP0 is used during ring 3 event delivery, and needs to be updated to point to the top of next task stack during task switch. Update MSR_IA32_FRED_RSP0 with WRMSR instruction for now, and will use WRMSRNS/WRMSRLIST for performance once it gets upstreamed. Signed-off-by: H. Peter Anvin (Intel) Signed-off-by: Xin Li --- arch/x86/include/asm/switch_to.h | 11 +++++++++-- 1 file changed, 9 insertions(+), 2 deletions(-) diff --git a/arch/x86/include/asm/switch_to.h b/arch/x86/include/asm/switch_to.h index 5c91305d09d2..00fd85abc1d2 100644 --- a/arch/x86/include/asm/switch_to.h +++ b/arch/x86/include/asm/switch_to.h @@ -68,9 +68,16 @@ static inline void update_task_stack(struct task_struct *task) #ifdef CONFIG_X86_32 this_cpu_write(cpu_tss_rw.x86_tss.sp1, task->thread.sp0); #else - /* Xen PV enters the kernel on the thread stack. */ - if (cpu_feature_enabled(X86_FEATURE_XENPV)) + if (cpu_feature_enabled(X86_FEATURE_FRED)) { + /* + * Will use WRMSRNS/WRMSRLIST for performance once it's upstreamed. + */ + wrmsrl(MSR_IA32_FRED_RSP0, + task_top_of_stack(task) + TOP_OF_KERNEL_STACK_PADDING); + } else if (cpu_feature_enabled(X86_FEATURE_XENPV)) { + /* Xen PV enters the kernel on the thread stack. */ load_sp0(task_top_of_stack(task)); + } #endif }