From patchwork Tue Feb 21 12:06:06 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Ravi Gunasekaran X-Patchwork-Id: 60007 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:adf:eb09:0:0:0:0:0 with SMTP id s9csp1834835wrn; Tue, 21 Feb 2023 04:32:37 -0800 (PST) X-Google-Smtp-Source: AK7set/Z52Vj0InHlB0KjUJ6pMqxzz1ByDzeotc8lk6DZ29mK+RBSpw1HiqrF1rVBsOzx0QRG1W8 X-Received: by 2002:a17:906:4f84:b0:8b1:32b0:2a25 with SMTP id o4-20020a1709064f8400b008b132b02a25mr13865931eju.10.1676982757329; Tue, 21 Feb 2023 04:32:37 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1676982757; cv=none; d=google.com; s=arc-20160816; b=fKjgHsRS9/sAllK4LX7X+CrWVWuwcFeEHBYusr1GmsBmxIs1DgmQ1C4TkialW8gYhM 4cgTLCB7PZFUBh6AVASznFPxzI/Sy9NBmdgijMBKARo5zFFJbObc9cd54hLEnTDoKaJp ZnhF8QYwcstaYT3poXSM6CwszhaTbUsINnHOFACwQ4CxewL/Xs4T7FECbdqsHIs/IgXJ vE4q0uwzlDgesLg95l989ovPIeAOJtKE+gDjK0jOajhAph0EnYmoUTzJT9dsk3kA1nGw 85l8AJqeR7T2MRFrcFYTeMBmvZK60Ys+Pr0qUjbNKHocfEjki7SfD0X5IuweMgeARlUQ DdZg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:dkim-signature; bh=STaZP5eMagXDr9/1rKY8OPG84+UZYc/AF85n7ywcYYQ=; b=zexKqxp94hieDE6PeenZ58WgUs4TenFdl5wcdA65DGddNZjtrzphw+k4lFSpUMLSRs QIvqBuMo/k6O2kJ4769YBAXPI1QvVNgov2kSF/J01O2NUvGfZefrabg8mHc6F22JdUxK 9OmsDHf7NpB4CfWMwvvajxsrB9TJ/VNhuXTdFo6uV9WSzRVZkoWBtdQz7Qo7wHpdwd7Y w+mog9ZvAb3rMVbtclOauAXHK4YOkQT+UhNBr4yXuZuxqxkOX5E2QYlMAObiR+T3qJ+z RQLdlAJMzsGu4q3CTiQonXKbPTBro3qw0YZa/RS9yDmHPb4fXwIMpOekuTCkx11LRJcO lmSw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=N0Riutxk; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id um6-20020a170907cb0600b008e1cbdcd3d1si1157711ejc.97.2023.02.21.04.32.14; Tue, 21 Feb 2023 04:32:37 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=N0Riutxk; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S234332AbjBUMRD (ORCPT + 99 others); Tue, 21 Feb 2023 07:17:03 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:35558 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S234384AbjBUMRA (ORCPT ); Tue, 21 Feb 2023 07:17:00 -0500 Received: from lelv0143.ext.ti.com (lelv0143.ext.ti.com [198.47.23.248]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id CEA1728D1A; Tue, 21 Feb 2023 04:16:19 -0800 (PST) Received: from fllv0035.itg.ti.com ([10.64.41.0]) by lelv0143.ext.ti.com (8.15.2/8.15.2) with ESMTP id 31LC6R2H021167; Tue, 21 Feb 2023 06:06:27 -0600 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1676981188; bh=STaZP5eMagXDr9/1rKY8OPG84+UZYc/AF85n7ywcYYQ=; h=From:To:CC:Subject:Date:In-Reply-To:References; b=N0Riutxk+MKUA8TmMjwksi7mZ+XPB3xBQ5cRkT9S3LLpM9RNR0RI7g/PBF/n1quDZ /o0QaKsh3XrHKHrLMe3+SC/NyFsdWlHWGHxPsfRoVu9GN1ero+Yl597v5b4x+zS88U cQ1zR+LwZcNQs+Upl0hHQC01/OJ059L3cubgGySw= Received: from DFLE105.ent.ti.com (dfle105.ent.ti.com [10.64.6.26]) by fllv0035.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 31LC6RDm125793 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Tue, 21 Feb 2023 06:06:27 -0600 Received: from DFLE106.ent.ti.com (10.64.6.27) by DFLE105.ent.ti.com (10.64.6.26) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.16; Tue, 21 Feb 2023 06:06:27 -0600 Received: from lelv0326.itg.ti.com (10.180.67.84) by DFLE106.ent.ti.com (10.64.6.27) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.16 via Frontend Transport; Tue, 21 Feb 2023 06:06:27 -0600 Received: from uda0500640.dal.design.ti.com (ileaxei01-snat.itg.ti.com [10.180.69.5]) by lelv0326.itg.ti.com (8.15.2/8.15.2) with ESMTP id 31LC6CbQ030829; Tue, 21 Feb 2023 06:06:24 -0600 From: Ravi Gunasekaran To: , , , , , , , CC: , , Subject: [PATCH v10 3/9] arm64: dts: ti: k3-j721s2-main: Add SERDES and WIZ device tree node Date: Tue, 21 Feb 2023 17:36:06 +0530 Message-ID: <20230221120612.27366-4-r-gunasekaran@ti.com> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20230221120612.27366-1-r-gunasekaran@ti.com> References: <20230221120612.27366-1-r-gunasekaran@ti.com> MIME-Version: 1.0 X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 X-Spam-Status: No, score=-4.4 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_MED, SPF_HELO_PASS,SPF_PASS autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1758443871553553361?= X-GMAIL-MSGID: =?utf-8?q?1758443871553553361?= From: Matt Ranostay Add dt node for the single instance of WIZ (SERDES wrapper) and SERDES module shared by PCIe, eDP and USB. Signed-off-by: Matt Ranostay Link: https://lore.kernel.org/r/20221122101616.770050-3-mranostay@ti.com Signed-off-by: Ravi Gunasekaran --- I had reviewed this patch in the v7 series [1]. Since I'm taking over upstreaming this series, I removed the self Reviewed-by tag. Links: [1] - https://lore.kernel.org/lkml/4173e0c6-61d9-5b79-44ec-317870de070b@ti.com/ arch/arm64/boot/dts/ti/k3-j721s2-main.dtsi | 60 +++++++++++++++++++++- 1 file changed, 59 insertions(+), 1 deletion(-) diff --git a/arch/arm64/boot/dts/ti/k3-j721s2-main.dtsi b/arch/arm64/boot/dts/ti/k3-j721s2-main.dtsi index 84e5689fff9f..af6c93f0a055 100644 --- a/arch/arm64/boot/dts/ti/k3-j721s2-main.dtsi +++ b/arch/arm64/boot/dts/ti/k3-j721s2-main.dtsi @@ -5,6 +5,17 @@ * Copyright (C) 2021 Texas Instruments Incorporated - https://www.ti.com/ */ +#include +#include + +/ { + serdes_refclk: clock-cmnrefclk { + #clock-cells = <0>; + compatible = "fixed-clock"; + clock-frequency = <0>; + }; +}; + &cbass_main { msmc_ram: sram@70000000 { compatible = "mmio-sram"; @@ -33,11 +44,18 @@ #size-cells = <1>; ranges = <0x00 0x00 0x00104000 0x18000>; - usb_serdes_mux: mux-controller@0 { + usb_serdes_mux: mux-controller-0 { compatible = "mmio-mux"; #mux-control-cells = <1>; mux-reg-masks = <0x0 0x8000000>; /* USB0 to SERDES0 lane 1/3 mux */ }; + + serdes_ln_ctrl: mux-controller-80 { + compatible = "mmio-mux"; + #mux-control-cells = <1>; + mux-reg-masks = <0x80 0x3>, <0x84 0x3>, /* SERDES0 lane0/1 select */ + <0x88 0x3>, <0x8c 0x3>; /* SERDES0 lane2/3 select */ + }; }; gic500: interrupt-controller@1800000 { @@ -791,6 +809,46 @@ }; }; + serdes_wiz0: wiz@5060000 { + compatible = "ti,j721s2-wiz-10g"; + #address-cells = <1>; + #size-cells = <1>; + power-domains = <&k3_pds 365 TI_SCI_PD_EXCLUSIVE>; + clocks = <&k3_clks 365 0>, <&k3_clks 365 3>, <&serdes_refclk>; + clock-names = "fck", "core_ref_clk", "ext_ref_clk"; + num-lanes = <4>; + #reset-cells = <1>; + #clock-cells = <1>; + ranges = <0x5060000 0x0 0x5060000 0x10000>; + + assigned-clocks = <&k3_clks 365 3>; + assigned-clock-parents = <&k3_clks 365 7>; + + status = "disabled"; + + serdes0: serdes@5060000 { + compatible = "ti,j721e-serdes-10g"; + reg = <0x05060000 0x00010000>; + reg-names = "torrent_phy"; + resets = <&serdes_wiz0 0>; + reset-names = "torrent_reset"; + clocks = <&serdes_wiz0 TI_WIZ_PLL0_REFCLK>, + <&serdes_wiz0 TI_WIZ_PHY_EN_REFCLK>; + clock-names = "refclk", "phy_en_refclk"; + assigned-clocks = <&serdes_wiz0 TI_WIZ_PLL0_REFCLK>, + <&serdes_wiz0 TI_WIZ_PLL1_REFCLK>, + <&serdes_wiz0 TI_WIZ_REFCLK_DIG>; + assigned-clock-parents = <&k3_clks 365 3>, + <&k3_clks 365 3>, + <&k3_clks 365 3>; + #address-cells = <1>; + #size-cells = <0>; + #clock-cells = <1>; + + status = "disabled"; + }; + }; + main_mcan0: can@2701000 { compatible = "bosch,m_can"; reg = <0x00 0x02701000 0x00 0x200>,