Message ID | 20230217142030.16012-6-quic_devipriy@quicinc.com |
---|---|
State | New |
Headers |
Return-Path: <linux-kernel-owner@vger.kernel.org> Delivered-To: ouuuleilei@gmail.com Received: by 2002:adf:eb09:0:0:0:0:0 with SMTP id s9csp913708wrn; Fri, 17 Feb 2023 06:24:30 -0800 (PST) X-Google-Smtp-Source: AK7set/f27/+84cNwVJIavZroJwY7GHmVuFu3atOIm6OTDdU63cxNWqvvZ+lpPrR1IDuHdaaCM+2 X-Received: by 2002:a62:1bd6:0:b0:5a9:cebc:90ee with SMTP id b205-20020a621bd6000000b005a9cebc90eemr2961227pfb.15.1676643870433; Fri, 17 Feb 2023 06:24:30 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1676643870; cv=none; d=google.com; s=arc-20160816; b=LKW5DS4am0AlcxwxqxLWBL1MTgyLJy40ebFtRWk09UtF1JvZp43CYJ2TrSmMROnF0g Iqh4XHE0HWpP5qrFW94mCu+nOsLOq8bBZIqPTyCcFiWEMIR1TGiAI/m7idzSGv2B0/+Y XUgn0q6Yxbf3OdDWTif28ns7G+OU7rq6zZWUvY4KLYaGQePAoGGLethkWCGb/NJHgMWW JMLsVH/ureUh+KDJ4UNQkJug57OW29se4GHxDykt/aCvMCBlKLWzJ6BYNHmkA4Af6NF7 enow+nrTPrqVKi2Dz9dDp6tcLobC4ANeSMdk9UkW971szPQzWsZcTghwO8gFKZYlBN+o Y06A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:dkim-signature; bh=d+3ac4bmVhBFN8G4VXfF3+9hoCNEBlInf57L6+vTdFE=; b=AIh/Tv1/bv/VDc4jpsOoSGc1xaWZXNfhVYQb2jIIyDXgffixsZf51ra/cRyifhdv/r yjtxiQyFwLAOF3dN4Gwu08h2EQYtn2gioBDGzEbOmUK86oSzjyXC6MGsa/e5zx1NQQ3V XNZzIZd8ktO1H152/B3CjpVmVuzWEIZCpou+qQyJJ0dnJjSo9kZvf/F6QJJKuUm90Hb+ HUHa75Wuzk7grTaNlBgVlJhULSzxPOkeZxIW1C5HILx3O5Sisb2oJ4645p2JXlxfSkBz 4mhiC4bYbcmRYXdcEMXUzKQ5IYeCTNnqM4+VQUu4Eg8ADOc8T0FFwnfDuFZIc5LkMHvN ZcrQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcppdkim1 header.b=hlujN1gA; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id b18-20020a056a000cd200b00593b134c4easi5389220pfv.187.2023.02.17.06.24.17; Fri, 17 Feb 2023 06:24:30 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcppdkim1 header.b=hlujN1gA; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S229865AbjBQOVq (ORCPT <rfc822;aimixsaka@gmail.com> + 99 others); Fri, 17 Feb 2023 09:21:46 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:50102 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229893AbjBQOVo (ORCPT <rfc822;linux-kernel@vger.kernel.org>); Fri, 17 Feb 2023 09:21:44 -0500 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id E761B6C00B; Fri, 17 Feb 2023 06:21:27 -0800 (PST) Received: from pps.filterd (m0279863.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.17.1.19/8.17.1.19) with ESMTP id 31HAPdMR005954; Fri, 17 Feb 2023 14:21:19 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h=from : to : cc : subject : date : message-id : in-reply-to : references : mime-version : content-type; s=qcppdkim1; bh=d+3ac4bmVhBFN8G4VXfF3+9hoCNEBlInf57L6+vTdFE=; b=hlujN1gAOYO5mLQKjHuBM4akfzGaVO3qhGndmQNvNRR0r+niOJ49h/rdgat2VH+AcKjM 0cEvw5Hru0yqkDjDJOH5Q8rdoyrjkDihvLZno5z0C76yvti2XQfQpeFdmFfeocgBvWfC MLvQV+34WrK32x8dJ67f3BO9t34yOhXCJxzVYoRZMnzzr33ZgVtbSn2Wai8u3NgbmMLZ V6M7VMJsNeamJq4l0aiJIa+hSmyYE6bppP2DrwtV1lfhYsvKYrfCId3liYwFOeW5ByAn LLySsJ/gFTKoksDhyWn54y8JGRSOMwPZtRwgMsUPaVlXD/HmAjensTBBSbkmmEOjnxBQ sg== Received: from nalasppmta03.qualcomm.com (Global_NAT1.qualcomm.com [129.46.96.20]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 3nt5kurshb-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Fri, 17 Feb 2023 14:21:19 +0000 Received: from nalasex01a.na.qualcomm.com (nalasex01a.na.qualcomm.com [10.47.209.196]) by NALASPPMTA03.qualcomm.com (8.17.1.5/8.17.1.5) with ESMTPS id 31HELIbH016545 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Fri, 17 Feb 2023 14:21:18 GMT Received: from devipriy-linux.qualcomm.com (10.80.80.8) by nalasex01a.na.qualcomm.com (10.47.209.196) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.41; Fri, 17 Feb 2023 06:21:12 -0800 From: Devi Priya <quic_devipriy@quicinc.com> To: <agross@kernel.org>, <andersson@kernel.org>, <konrad.dybcio@linaro.org>, <lgirdwood@gmail.com>, <broonie@kernel.org>, <robh+dt@kernel.org>, <krzysztof.kozlowski+dt@linaro.org>, <linux-arm-msm@vger.kernel.org>, <linux-kernel@vger.kernel.org>, <devicetree@vger.kernel.org> CC: <quic_srichara@quicinc.com>, <quic_gokulsri@quicinc.com>, <quic_sjaganat@quicinc.com>, <quic_kathirav@quicinc.com>, <quic_arajkuma@quicinc.com>, <quic_anusha@quicinc.com>, <quic_ipkumar@quicinc.com> Subject: [PATCH V2 5/6] arm64: dts: qcom: ipq9574: Add RPM related nodes Date: Fri, 17 Feb 2023 19:50:29 +0530 Message-ID: <20230217142030.16012-6-quic_devipriy@quicinc.com> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20230217142030.16012-1-quic_devipriy@quicinc.com> References: <20230217142030.16012-1-quic_devipriy@quicinc.com> MIME-Version: 1.0 Content-Type: text/plain X-Originating-IP: [10.80.80.8] X-ClientProxiedBy: nasanex01a.na.qualcomm.com (10.52.223.231) To nalasex01a.na.qualcomm.com (10.47.209.196) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-GUID: WX0OXenROOkgcD37HACQIQoxMxPKsBaZ X-Proofpoint-ORIG-GUID: WX0OXenROOkgcD37HACQIQoxMxPKsBaZ X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.219,Aquarius:18.0.930,Hydra:6.0.562,FMLib:17.11.170.22 definitions=2023-02-17_09,2023-02-17_01,2023-02-09_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 priorityscore=1501 suspectscore=0 lowpriorityscore=0 mlxlogscore=947 mlxscore=0 adultscore=0 malwarescore=0 clxscore=1015 phishscore=0 spamscore=0 impostorscore=0 bulkscore=0 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.12.0-2212070000 definitions=main-2302170130 X-Spam-Status: No, score=-2.8 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_LOW,SPF_HELO_NONE, SPF_PASS autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: <linux-kernel.vger.kernel.org> X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1758088522966483372?= X-GMAIL-MSGID: =?utf-8?q?1758088522966483372?= |
Series |
Add regulator support for IPQ9574 SoC
|
|
Commit Message
Devi Priya
Feb. 17, 2023, 2:20 p.m. UTC
Add RPM Glink, RPM message RAM and SMPA1 regulator
nodes to support frequency scaling on IPQ9574
Signed-off-by: Devi Priya <quic_devipriy@quicinc.com>
---
Changes in V2:
- Splitted the RPM and CPU Freq changes to individual patches
- Moved the regulators node to Board DT
- Dropped the regulator-always-on property
- Updated the compatible in regulators node with the existing
mp5496 compatible
arch/arm64/boot/dts/qcom/ipq9574-al02-c7.dts | 11 +++++++++++
arch/arm64/boot/dts/qcom/ipq9574.dtsi | 17 +++++++++++++++++
2 files changed, 28 insertions(+)
Comments
On 17.02.2023 15:20, Devi Priya wrote: > Add RPM Glink, RPM message RAM and SMPA1 regulator > nodes to support frequency scaling on IPQ9574 > > Signed-off-by: Devi Priya <quic_devipriy@quicinc.com> > --- > Changes in V2: > - Splitted the RPM and CPU Freq changes to individual patches > - Moved the regulators node to Board DT > - Dropped the regulator-always-on property > - Updated the compatible in regulators node with the existing > mp5496 compatible > > arch/arm64/boot/dts/qcom/ipq9574-al02-c7.dts | 11 +++++++++++ > arch/arm64/boot/dts/qcom/ipq9574.dtsi | 17 +++++++++++++++++ > 2 files changed, 28 insertions(+) > > diff --git a/arch/arm64/boot/dts/qcom/ipq9574-al02-c7.dts b/arch/arm64/boot/dts/qcom/ipq9574-al02-c7.dts > index 21b53f34ce84..8a6caaeb0c4b 100644 > --- a/arch/arm64/boot/dts/qcom/ipq9574-al02-c7.dts > +++ b/arch/arm64/boot/dts/qcom/ipq9574-al02-c7.dts > @@ -57,6 +57,17 @@ > status = "okay"; > }; > > +&rpm_requests { > + regulators { > + compatible = "qcom,rpm-mp5496-regulators"; > + > + ipq9574_s1: s1 { > + regulator-min-microvolt = <587500>; > + regulator-max-microvolt = <1075000>; > + }; > + }; > +}; This belongs in a separate patch. > + > &sdhc_1 { > pinctrl-0 = <&sdc_default_state>; > pinctrl-names = "default"; > diff --git a/arch/arm64/boot/dts/qcom/ipq9574.dtsi b/arch/arm64/boot/dts/qcom/ipq9574.dtsi > index d20f3c7383f5..2f300cbab93e 100644 > --- a/arch/arm64/boot/dts/qcom/ipq9574.dtsi > +++ b/arch/arm64/boot/dts/qcom/ipq9574.dtsi > @@ -133,6 +133,11 @@ > #size-cells = <2>; > ranges; > > + rpm_msg_ram: rpm@60000 { Since this is a part of the MMIO region and not a part of DRAM, we generally put this node under /soc with the compatible of qcom,rpm-msg-ram and without no-map. And the node name then should be sram@. > + reg = <0x0 0x00060000 0x0 0x6000>; > + no-map; > + }; > + > tz_region: tz@4a600000 { > reg = <0x0 0x4a600000 0x0 0x400000>; > no-map; > @@ -768,6 +773,18 @@ > }; > }; > > + rpm-glink { Alphabetically this should come before /soc. Konrad > + compatible = "qcom,glink-rpm"; > + interrupts = <GIC_SPI 168 IRQ_TYPE_EDGE_RISING>; > + qcom,rpm-msg-ram = <&rpm_msg_ram>; > + mboxes = <&apcs_glb 0>; > + > + rpm_requests: glink-channel { > + compatible = "qcom,rpm-ipq9574"; > + qcom,glink-channels = "rpm_requests"; > + }; > + }; > + > timer { > compatible = "arm,armv8-timer"; > interrupts = <GIC_PPI 2 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>,
Hi Konrad, Thanks for taking time to review the patch! On 2/17/2023 8:20 PM, Konrad Dybcio wrote: > > > On 17.02.2023 15:20, Devi Priya wrote: >> Add RPM Glink, RPM message RAM and SMPA1 regulator >> nodes to support frequency scaling on IPQ9574 >> >> Signed-off-by: Devi Priya <quic_devipriy@quicinc.com> >> --- >> Changes in V2: >> - Splitted the RPM and CPU Freq changes to individual patches >> - Moved the regulators node to Board DT >> - Dropped the regulator-always-on property >> - Updated the compatible in regulators node with the existing >> mp5496 compatible >> >> arch/arm64/boot/dts/qcom/ipq9574-al02-c7.dts | 11 +++++++++++ >> arch/arm64/boot/dts/qcom/ipq9574.dtsi | 17 +++++++++++++++++ >> 2 files changed, 28 insertions(+) >> >> diff --git a/arch/arm64/boot/dts/qcom/ipq9574-al02-c7.dts b/arch/arm64/boot/dts/qcom/ipq9574-al02-c7.dts >> index 21b53f34ce84..8a6caaeb0c4b 100644 >> --- a/arch/arm64/boot/dts/qcom/ipq9574-al02-c7.dts >> +++ b/arch/arm64/boot/dts/qcom/ipq9574-al02-c7.dts >> @@ -57,6 +57,17 @@ >> status = "okay"; >> }; >> >> +&rpm_requests { >> + regulators { >> + compatible = "qcom,rpm-mp5496-regulators"; >> + >> + ipq9574_s1: s1 { >> + regulator-min-microvolt = <587500>; >> + regulator-max-microvolt = <1075000>; >> + }; >> + }; >> +}; > This belongs in a separate patch. > Do you recommend to move this change to the below patch in the next spin? [PATCH V2 6/6]arm64: dts: qcom: ipq9574: Add cpufreq support >> + >> &sdhc_1 { >> pinctrl-0 = <&sdc_default_state>; >> pinctrl-names = "default"; >> diff --git a/arch/arm64/boot/dts/qcom/ipq9574.dtsi b/arch/arm64/boot/dts/qcom/ipq9574.dtsi >> index d20f3c7383f5..2f300cbab93e 100644 >> --- a/arch/arm64/boot/dts/qcom/ipq9574.dtsi >> +++ b/arch/arm64/boot/dts/qcom/ipq9574.dtsi >> @@ -133,6 +133,11 @@ >> #size-cells = <2>; >> ranges; >> >> + rpm_msg_ram: rpm@60000 { > Since this is a part of the MMIO region and not a part of DRAM, > we generally put this node under /soc with the compatible of > qcom,rpm-msg-ram and without no-map. > > And the node name then should be sram@. Sure, okay. Will update this in V3 > >> + reg = <0x0 0x00060000 0x0 0x6000>; >> + no-map; >> + }; >> + >> tz_region: tz@4a600000 { >> reg = <0x0 0x4a600000 0x0 0x400000>; >> no-map; >> @@ -768,6 +773,18 @@ >> }; >> }; >> >> + rpm-glink { > Alphabetically this should come before /soc. Okay > > Konrad >> + compatible = "qcom,glink-rpm"; >> + interrupts = <GIC_SPI 168 IRQ_TYPE_EDGE_RISING>; >> + qcom,rpm-msg-ram = <&rpm_msg_ram>; >> + mboxes = <&apcs_glb 0>; >> + >> + rpm_requests: glink-channel { >> + compatible = "qcom,rpm-ipq9574"; >> + qcom,glink-channels = "rpm_requests"; >> + }; >> + }; >> + >> timer { >> compatible = "arm,armv8-timer"; >> interrupts = <GIC_PPI 2 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>, Best Regards, Devi Priya
On 20.02.2023 14:53, Devi Priya wrote: > Hi Konrad, > > Thanks for taking time to review the patch! I appreciate your gratitude, but please don't toppost (a.k.a don't reply in the first lines of the email), that's rather frowned upon on LKML. > > On 2/17/2023 8:20 PM, Konrad Dybcio wrote: >> >> >> On 17.02.2023 15:20, Devi Priya wrote: >>> Add RPM Glink, RPM message RAM and SMPA1 regulator >>> nodes to support frequency scaling on IPQ9574 >>> >>> Signed-off-by: Devi Priya <quic_devipriy@quicinc.com> >>> --- >>> Changes in V2: >>> - Splitted the RPM and CPU Freq changes to individual patches >>> - Moved the regulators node to Board DT >>> - Dropped the regulator-always-on property >>> - Updated the compatible in regulators node with the existing >>> mp5496 compatible >>> >>> arch/arm64/boot/dts/qcom/ipq9574-al02-c7.dts | 11 +++++++++++ >>> arch/arm64/boot/dts/qcom/ipq9574.dtsi | 17 +++++++++++++++++ >>> 2 files changed, 28 insertions(+) >>> >>> diff --git a/arch/arm64/boot/dts/qcom/ipq9574-al02-c7.dts b/arch/arm64/boot/dts/qcom/ipq9574-al02-c7.dts >>> index 21b53f34ce84..8a6caaeb0c4b 100644 >>> --- a/arch/arm64/boot/dts/qcom/ipq9574-al02-c7.dts >>> +++ b/arch/arm64/boot/dts/qcom/ipq9574-al02-c7.dts >>> @@ -57,6 +57,17 @@ >>> status = "okay"; >>> }; >>> +&rpm_requests { >>> + regulators { >>> + compatible = "qcom,rpm-mp5496-regulators"; >>> + >>> + ipq9574_s1: s1 { >>> + regulator-min-microvolt = <587500>; >>> + regulator-max-microvolt = <1075000>; >>> + }; >>> + }; >>> +}; >> This belongs in a separate patch. >> > Do you recommend to move this change to the below patch in the next spin? > [PATCH V2 6/6]arm64: dts: qcom: ipq9574: Add cpufreq support Sounds good Also, I think you missed a newline before &rpm_requests now that I look at it. Konrad >>> + >>> &sdhc_1 { >>> pinctrl-0 = <&sdc_default_state>; >>> pinctrl-names = "default"; >>> diff --git a/arch/arm64/boot/dts/qcom/ipq9574.dtsi b/arch/arm64/boot/dts/qcom/ipq9574.dtsi >>> index d20f3c7383f5..2f300cbab93e 100644 >>> --- a/arch/arm64/boot/dts/qcom/ipq9574.dtsi >>> +++ b/arch/arm64/boot/dts/qcom/ipq9574.dtsi >>> @@ -133,6 +133,11 @@ >>> #size-cells = <2>; >>> ranges; >>> + rpm_msg_ram: rpm@60000 { >> Since this is a part of the MMIO region and not a part of DRAM, >> we generally put this node under /soc with the compatible of >> qcom,rpm-msg-ram and without no-map. >> >> And the node name then should be sram@. > Sure, okay. Will update this in V3 >> >>> + reg = <0x0 0x00060000 0x0 0x6000>; >>> + no-map; >>> + }; >>> + >>> tz_region: tz@4a600000 { >>> reg = <0x0 0x4a600000 0x0 0x400000>; >>> no-map; >>> @@ -768,6 +773,18 @@ >>> }; >>> }; >>> + rpm-glink { >> Alphabetically this should come before /soc. > Okay >> >> Konrad >>> + compatible = "qcom,glink-rpm"; >>> + interrupts = <GIC_SPI 168 IRQ_TYPE_EDGE_RISING>; >>> + qcom,rpm-msg-ram = <&rpm_msg_ram>; >>> + mboxes = <&apcs_glb 0>; >>> + >>> + rpm_requests: glink-channel { >>> + compatible = "qcom,rpm-ipq9574"; >>> + qcom,glink-channels = "rpm_requests"; >>> + }; >>> + }; >>> + >>> timer { >>> compatible = "arm,armv8-timer"; >>> interrupts = <GIC_PPI 2 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>, > Best Regards, > Devi Priya
On 2/20/2023 8:06 PM, Konrad Dybcio wrote: > > > On 20.02.2023 14:53, Devi Priya wrote: >> Hi Konrad, >> >> Thanks for taking time to review the patch! > I appreciate your gratitude, but please don't toppost (a.k.a > don't reply in the first lines of the email), that's rather > frowned upon on LKML. > Sure, understood! >> >> On 2/17/2023 8:20 PM, Konrad Dybcio wrote: >>> >>> >>> On 17.02.2023 15:20, Devi Priya wrote: >>>> Add RPM Glink, RPM message RAM and SMPA1 regulator >>>> nodes to support frequency scaling on IPQ9574 >>>> >>>> Signed-off-by: Devi Priya <quic_devipriy@quicinc.com> >>>> --- >>>> Changes in V2: >>>> - Splitted the RPM and CPU Freq changes to individual patches >>>> - Moved the regulators node to Board DT >>>> - Dropped the regulator-always-on property >>>> - Updated the compatible in regulators node with the existing >>>> mp5496 compatible >>>> >>>> arch/arm64/boot/dts/qcom/ipq9574-al02-c7.dts | 11 +++++++++++ >>>> arch/arm64/boot/dts/qcom/ipq9574.dtsi | 17 +++++++++++++++++ >>>> 2 files changed, 28 insertions(+) >>>> >>>> diff --git a/arch/arm64/boot/dts/qcom/ipq9574-al02-c7.dts b/arch/arm64/boot/dts/qcom/ipq9574-al02-c7.dts >>>> index 21b53f34ce84..8a6caaeb0c4b 100644 >>>> --- a/arch/arm64/boot/dts/qcom/ipq9574-al02-c7.dts >>>> +++ b/arch/arm64/boot/dts/qcom/ipq9574-al02-c7.dts >>>> @@ -57,6 +57,17 @@ >>>> status = "okay"; >>>> }; >>>> +&rpm_requests { >>>> + regulators { >>>> + compatible = "qcom,rpm-mp5496-regulators"; >>>> + >>>> + ipq9574_s1: s1 { >>>> + regulator-min-microvolt = <587500>; >>>> + regulator-max-microvolt = <1075000>; >>>> + }; >>>> + }; >>>> +}; >>> This belongs in a separate patch. >>> >> Do you recommend to move this change to the below patch in the next spin? >> [PATCH V2 6/6]arm64: dts: qcom: ipq9574: Add cpufreq support > Sounds good > > Also, I think you missed a newline before &rpm_requests now that > I look at it. Sure, will take care of that in V3 > > Konrad >>>> + >>>> &sdhc_1 { >>>> pinctrl-0 = <&sdc_default_state>; >>>> pinctrl-names = "default"; >>>> diff --git a/arch/arm64/boot/dts/qcom/ipq9574.dtsi b/arch/arm64/boot/dts/qcom/ipq9574.dtsi >>>> index d20f3c7383f5..2f300cbab93e 100644 >>>> --- a/arch/arm64/boot/dts/qcom/ipq9574.dtsi >>>> +++ b/arch/arm64/boot/dts/qcom/ipq9574.dtsi >>>> @@ -133,6 +133,11 @@ >>>> #size-cells = <2>; >>>> ranges; >>>> + rpm_msg_ram: rpm@60000 { >>> Since this is a part of the MMIO region and not a part of DRAM, >>> we generally put this node under /soc with the compatible of >>> qcom,rpm-msg-ram and without no-map. >>> >>> And the node name then should be sram@. >> Sure, okay. Will update this in V3 >>> >>>> + reg = <0x0 0x00060000 0x0 0x6000>; >>>> + no-map; >>>> + }; >>>> + >>>> tz_region: tz@4a600000 { >>>> reg = <0x0 0x4a600000 0x0 0x400000>; >>>> no-map; >>>> @@ -768,6 +773,18 @@ >>>> }; >>>> }; >>>> + rpm-glink { >>> Alphabetically this should come before /soc. >> Okay >>> >>> Konrad >>>> + compatible = "qcom,glink-rpm"; >>>> + interrupts = <GIC_SPI 168 IRQ_TYPE_EDGE_RISING>; >>>> + qcom,rpm-msg-ram = <&rpm_msg_ram>; >>>> + mboxes = <&apcs_glb 0>; >>>> + >>>> + rpm_requests: glink-channel { >>>> + compatible = "qcom,rpm-ipq9574"; >>>> + qcom,glink-channels = "rpm_requests"; >>>> + }; >>>> + }; >>>> + >>>> timer { >>>> compatible = "arm,armv8-timer"; >>>> interrupts = <GIC_PPI 2 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>, >> Best Regards, >> Devi Priya
diff --git a/arch/arm64/boot/dts/qcom/ipq9574-al02-c7.dts b/arch/arm64/boot/dts/qcom/ipq9574-al02-c7.dts index 21b53f34ce84..8a6caaeb0c4b 100644 --- a/arch/arm64/boot/dts/qcom/ipq9574-al02-c7.dts +++ b/arch/arm64/boot/dts/qcom/ipq9574-al02-c7.dts @@ -57,6 +57,17 @@ status = "okay"; }; +&rpm_requests { + regulators { + compatible = "qcom,rpm-mp5496-regulators"; + + ipq9574_s1: s1 { + regulator-min-microvolt = <587500>; + regulator-max-microvolt = <1075000>; + }; + }; +}; + &sdhc_1 { pinctrl-0 = <&sdc_default_state>; pinctrl-names = "default"; diff --git a/arch/arm64/boot/dts/qcom/ipq9574.dtsi b/arch/arm64/boot/dts/qcom/ipq9574.dtsi index d20f3c7383f5..2f300cbab93e 100644 --- a/arch/arm64/boot/dts/qcom/ipq9574.dtsi +++ b/arch/arm64/boot/dts/qcom/ipq9574.dtsi @@ -133,6 +133,11 @@ #size-cells = <2>; ranges; + rpm_msg_ram: rpm@60000 { + reg = <0x0 0x00060000 0x0 0x6000>; + no-map; + }; + tz_region: tz@4a600000 { reg = <0x0 0x4a600000 0x0 0x400000>; no-map; @@ -768,6 +773,18 @@ }; }; + rpm-glink { + compatible = "qcom,glink-rpm"; + interrupts = <GIC_SPI 168 IRQ_TYPE_EDGE_RISING>; + qcom,rpm-msg-ram = <&rpm_msg_ram>; + mboxes = <&apcs_glb 0>; + + rpm_requests: glink-channel { + compatible = "qcom,rpm-ipq9574"; + qcom,glink-channels = "rpm_requests"; + }; + }; + timer { compatible = "arm,armv8-timer"; interrupts = <GIC_PPI 2 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>,