Message ID | 20230216222524.3107759-3-Ryan.Wanner@microchip.com |
---|---|
State | New |
Headers |
Return-Path: <linux-kernel-owner@vger.kernel.org> Delivered-To: ouuuleilei@gmail.com Received: by 2002:adf:eb09:0:0:0:0:0 with SMTP id s9csp563100wrn; Thu, 16 Feb 2023 14:33:07 -0800 (PST) X-Google-Smtp-Source: AK7set8Pmgy/sbhGQiw5OF3YnOmeQUPqWdjpj7SuPPL40RwQiixEeekmlwEyVsA9DdinX6X44rBJ X-Received: by 2002:a05:6402:8d4:b0:4ac:bcf9:6d6c with SMTP id d20-20020a05640208d400b004acbcf96d6cmr6922339edz.36.1676586786955; Thu, 16 Feb 2023 14:33:06 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1676586786; cv=none; d=google.com; s=arc-20160816; b=K4FavhNbJqfcgH0FoWjyvhd6O/E9Bzwrc8NfXEFMR/exP4UIZL3ntjqfo3m9402sMh wI7aROaQv7dkhJGM1XxcAX/aCnpY9jM8/1A7v0vSf1yu1i4MxqgflhbWKy88wM5Iu+g8 PPKwclj30RdlgQZKJz+416ov6+X2xDpXJI40q4u4xXIvAb/074WdT8FxokNwiUfJoyXP g1FDuD7sADugJiXoESkxZ8swbUDfkogeKhjLEKO4X5VNFiokYweu1dLFm2IzfABIDfts w5sZ56nvFgrkvF0z0wUhzjjvD1JxzuQ9mEyugIhNewGVhRHJ35Ka8jsuLeVSj1dNlGc9 LB2g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=Jg6G5z7O+fSFIVMnpM2sIWFLvJYYcRck+/aY5w9fnDQ=; b=yVYuGAn3QLB8yrTZOc7MAdoZiAF5Y89C45WLQY6DbW2qBppj5OE+n895AoOv8dy3J/ DFJqUNO2pHIanmOmFibNL0QTNgb4r4YIRem3jy9pQv9q7B292PweYGZa2/e8Mf0O1e8I BGHdwu/NFUsQcY+l4LN+Kr8BVWx11JSempdF2evc7qQGi4159VtA2xtv5A/P8IKrSDDU C4wDbY3WsBZoNauAWF/3S7So7fn3d0BhEOVnvkfTVv4QqtC2YPufqdPRrxj2NA8PYOY0 0JmSxgCMc8trQgU4Nlq9mKs0yIhpoQf/qyKX3cQc4hr8J7dXL5mpsxjnBUbvlhNWpq4S SWsQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@microchip.com header.s=mchp header.b=BzN0k7gn; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=microchip.com Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id f4-20020a1709063f4400b008b177beb99dsi1667058ejj.1.2023.02.16.14.32.44; Thu, 16 Feb 2023 14:33:06 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@microchip.com header.s=mchp header.b=BzN0k7gn; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=microchip.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S229758AbjBPWZb (ORCPT <rfc822;aimixsaka@gmail.com> + 99 others); Thu, 16 Feb 2023 17:25:31 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:60570 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230283AbjBPWZW (ORCPT <rfc822;linux-kernel@vger.kernel.org>); Thu, 16 Feb 2023 17:25:22 -0500 Received: from esa.microchip.iphmx.com (esa.microchip.iphmx.com [68.232.153.233]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id DA8D2558A; Thu, 16 Feb 2023 14:25:20 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=microchip.com; i=@microchip.com; q=dns/txt; s=mchp; t=1676586321; x=1708122321; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=MY99QrfOBLMmoR5qfOBBHic4fkNzKFK/inr8InHiPlo=; b=BzN0k7gn72inAs2uKFv6lYLyR2/Nl4pUcLLijd2UcGMaBIQh40xF1x1M A2Gz4anC8vBkHabhrjLJTUWZbOy3KLuZlb2wsOvkWpvxd/7+vPZgv44U3 Zu8/FREvMNyLwOYKfWw2Sff3Rx8M3lqMZd5SBxnq8KaGs9fSpOkugHbPD QaAnAhE10FkAjbZPBHFtiSwAs58/Z+tfCkYwJYyMKgn62awfg0tiAcw36 HZ7hUEhH9QHpLQi4SP/vritMRO5iG4LvxApoTGsjVfUCoz2hG3DmYKYoX PQ/aLmsTsPOqySs7kEdztT0THDSctWJnDIVU+zbiaNHsN8ytcuSF+YoSI Q==; X-IronPort-AV: E=Sophos;i="5.97,304,1669100400"; d="scan'208";a="201366783" Received: from unknown (HELO email.microchip.com) ([170.129.1.10]) by esa5.microchip.iphmx.com with ESMTP/TLS/AES256-SHA256; 16 Feb 2023 15:25:17 -0700 Received: from chn-vm-ex01.mchp-main.com (10.10.85.143) by chn-vm-ex03.mchp-main.com (10.10.85.151) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.16; Thu, 16 Feb 2023 15:25:16 -0700 Received: from ryan-Precision-3630-Tower.microchip.com (10.10.115.15) by chn-vm-ex01.mchp-main.com (10.10.85.143) with Microsoft SMTP Server id 15.1.2507.16 via Frontend Transport; Thu, 16 Feb 2023 15:25:16 -0700 From: <Ryan.Wanner@microchip.com> To: <linus.walleij@linaro.org>, <robh+dt@kernel.org>, <krzysztof.kozlowski+dt@linaro.org>, <nicolas.ferre@microchip.com>, <alexandre.belloni@bootlin.com>, <claudiu.beznea@microchip.com>, <ludovic.desroches@microchip.com> CC: <linux-arm-kernel@lists.infradead.org>, <linux-gpio@vger.kernel.org>, <linux-kernel@vger.kernel.org>, <devicetree@vger.kernel.org>, Ryan Wanner <Ryan.Wanner@microchip.com> Subject: [PATCH v2 2/2] ARM: at91: dt: adding new macros Date: Thu, 16 Feb 2023 15:25:24 -0700 Message-ID: <20230216222524.3107759-3-Ryan.Wanner@microchip.com> X-Mailer: git-send-email 2.37.2 In-Reply-To: <20230216222524.3107759-1-Ryan.Wanner@microchip.com> References: <20230216222524.3107759-1-Ryan.Wanner@microchip.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Content-Type: text/plain X-Spam-Status: No, score=-4.4 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_MED, RCVD_IN_MSPIKE_H2,SPF_HELO_PASS,SPF_PASS autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: <linux-kernel.vger.kernel.org> X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1758028666829419098?= X-GMAIL-MSGID: =?utf-8?q?1758028666829419098?= |
Series |
pinctrl: Sama7g5 drive strength options updated
|
|
Commit Message
Ryan.Wanner@microchip.com
Feb. 16, 2023, 10:25 p.m. UTC
From: Ryan Wanner <Ryan.Wanner@microchip.com> Adding macros for sama7g drive strength. Signed-off-by: Ryan Wanner <Ryan.Wanner@microchip.com> --- changes from v1: - Fix ABI break. - Add some small comments to describe drive strength macros. include/dt-bindings/pinctrl/at91.h | 10 +++++++++- 1 file changed, 9 insertions(+), 1 deletion(-)
Comments
On 16/02/2023 23:25, Ryan.Wanner@microchip.com wrote: > From: Ryan Wanner <Ryan.Wanner@microchip.com> > > Adding macros for sama7g drive strength. Use subject prefixes matching the subsystem (which you can get for example with `git log --oneline -- DIRECTORY_OR_FILE` on the directory your patch is touching). Nothing improved here. > > Signed-off-by: Ryan Wanner <Ryan.Wanner@microchip.com> > --- > changes from v1: > - Fix ABI break. > - Add some small comments to describe drive strength macros. > > include/dt-bindings/pinctrl/at91.h | 10 +++++++++- > 1 file changed, 9 insertions(+), 1 deletion(-) > > diff --git a/include/dt-bindings/pinctrl/at91.h b/include/dt-bindings/pinctrl/at91.h > index e8e117306b1b..12f3edf2a9c4 100644 > --- a/include/dt-bindings/pinctrl/at91.h > +++ b/include/dt-bindings/pinctrl/at91.h > @@ -42,8 +42,16 @@ > #define AT91_PERIPH_C 3 > #define AT91_PERIPH_D 4 > > -#define ATMEL_PIO_DRVSTR_LO 1 > +/*These macros are for all other at91 pinctrl drivers*/ > +#define ATMEL_PIO_DRVSTR_LO 0 > +#define ATMEL_PIO_DRVSTR_LO_1 1 > #define ATMEL_PIO_DRVSTR_ME 2 > #define ATMEL_PIO_DRVSTR_HI 3 > > +/* These macros are for the sama7g5 pinctrl driver*/ What I mean, is the explanation of the constants. What is LO_D? > +#define ATMEL_PIO_DRVSTR_LO_D 0 Also looks like wrong indentation between define and value. > +#define ATMEL_PIO_DRVSTR_HI_A 1 > +#define ATMEL_PIO_DRVSTR_LO_C 2 > +#define ATMEL_PIO_DRVSTR_LO_B 3 > + > #endif /* __DT_BINDINGS_AT91_PINCTRL_H__ */ Best regards, Krzysztof
diff --git a/include/dt-bindings/pinctrl/at91.h b/include/dt-bindings/pinctrl/at91.h index e8e117306b1b..12f3edf2a9c4 100644 --- a/include/dt-bindings/pinctrl/at91.h +++ b/include/dt-bindings/pinctrl/at91.h @@ -42,8 +42,16 @@ #define AT91_PERIPH_C 3 #define AT91_PERIPH_D 4 -#define ATMEL_PIO_DRVSTR_LO 1 +/*These macros are for all other at91 pinctrl drivers*/ +#define ATMEL_PIO_DRVSTR_LO 0 +#define ATMEL_PIO_DRVSTR_LO_1 1 #define ATMEL_PIO_DRVSTR_ME 2 #define ATMEL_PIO_DRVSTR_HI 3 +/* These macros are for the sama7g5 pinctrl driver*/ +#define ATMEL_PIO_DRVSTR_LO_D 0 +#define ATMEL_PIO_DRVSTR_HI_A 1 +#define ATMEL_PIO_DRVSTR_LO_C 2 +#define ATMEL_PIO_DRVSTR_LO_B 3 + #endif /* __DT_BINDINGS_AT91_PINCTRL_H__ */