From patchwork Thu Feb 9 11:54:01 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Jiucheng Xu X-Patchwork-Id: 54913 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:adf:eb09:0:0:0:0:0 with SMTP id s9csp298449wrn; Thu, 9 Feb 2023 04:14:21 -0800 (PST) X-Google-Smtp-Source: AK7set861c22bpr7tnRfIeXSfvXXRj9mY9/OvCmlTiW6PFMT/fcE+OcX8+wzyCNl/0UA1S4FGEIk X-Received: by 2002:a17:902:cf50:b0:194:cc66:66f7 with SMTP id e16-20020a170902cf5000b00194cc6666f7mr8466155plg.19.1675944861660; Thu, 09 Feb 2023 04:14:21 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1675944861; cv=none; d=google.com; s=arc-20160816; b=V0ortexoqu+ZKV2eCTkmiwGIm4IaFEv7Mugl8njm2xt2wsr0Vu/DxykuOZw+Bp8lYn Dgm7P8kCB7c8JPjX6f4R+ZXSlhTzTXSS5mNhdvmtpAlPjwXEryqT7IeN4/5H+NgYjOzy woMhKc9poJvYFhAskdvaNe/IvQ+xxpy6g2yt8zrkiPKV7R84IrZwCPySfjlm7CBBKoR/ bglkGVtUNWa7xpV1tj3n7xdqyQ0bKTEdm98WOGf7UF9BM0athEJ524vq95y4/06DxxEV P2PcvRkYL+eIKS+tkkuwgIRuxK/Xe7VTvbEMFJsRlFhCQLKNYRG678MdoBCugk4wDqxG +6vQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from; bh=YyBSPdArDk49IMZIQVTAmB3bglNESPO1FYP/gHHJ/q0=; b=bnshqi7GzUfR5hGYoumFa0EcQzmxR70Pg+xNXm0kET5XMUhARDW8Vvif7YaxZkGamp j6KtTQEQmVzbiw0//NEmIz8hkX4a6GvorSkvkGphfmR+yeR51WwfwlsE/eGpJxIeAQoc XJBVhJNwROrGkjTP/7ol1WxCjnrtJ3wr8fOMI0zjUiJcCEbvJ9kBEI59U2EaSAe8gB2i hguqMkAfsOFhQVG/ibSHFaXCqRYQU3s5m3nmKKzCb6jj5HMJtf8FTpr6yB49lw5Gq/n+ GtbAxzue4+6cJBicX5vcZcG7JLsk+6ipXTEcOJpSM953qxhY7xYaIWRsk3W73Q1re2mq ZCew== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id n6-20020a170902e54600b00198e1b8946asi1873069plf.617.2023.02.09.04.14.09; Thu, 09 Feb 2023 04:14:21 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S229632AbjBIMMX (ORCPT + 99 others); Thu, 9 Feb 2023 07:12:23 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:49142 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229612AbjBIMLz (ORCPT ); Thu, 9 Feb 2023 07:11:55 -0500 Received: from mail-sh.amlogic.com (mail-sh.amlogic.com [58.32.228.43]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id AEB6A31E3A for ; Thu, 9 Feb 2023 04:09:17 -0800 (PST) Received: from droid01-xa.amlogic.com (10.88.11.200) by mail-sh.amlogic.com (10.18.11.5) with Microsoft SMTP Server id 15.1.2507.13; Thu, 9 Feb 2023 19:54:11 +0800 From: Jiucheng Xu To: Jiucheng Xu , Will Deacon , "Mark Rutland" , Neil Armstrong , Kevin Hilman , Jerome Brunet , Martin Blumenstingl CC: Jianxin Pan , Kelvin Zhang , Chris Healy , Chris Healy , , , Subject: [PATCH 1/3] perf/amlogic: Fix config1/config2 parsing issue Date: Thu, 9 Feb 2023 19:54:01 +0800 Message-ID: <20230209115403.521868-1-jiucheng.xu@amlogic.com> X-Mailer: git-send-email 2.25.1 MIME-Version: 1.0 X-Originating-IP: [10.88.11.200] X-Spam-Status: No, score=-1.9 required=5.0 tests=BAYES_00,SPF_HELO_NONE, SPF_PASS autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1757355559082643288?= X-GMAIL-MSGID: =?utf-8?q?1757355559082643288?= The 3th argument of for_each_set_bit is incorrect, fix them. Fixes: 2016e2113d35 ("perf/amlogic: Add support for Amlogic meson G12 SoC DDR PMU driver") Signed-off-by: Jiucheng Xu --- drivers/perf/amlogic/meson_ddr_pmu_core.c | 8 ++++++-- 1 file changed, 6 insertions(+), 2 deletions(-) base-commit: e8a709dc2a9156f223ec953ae70a919e87ad7e9a diff --git a/drivers/perf/amlogic/meson_ddr_pmu_core.c b/drivers/perf/amlogic/meson_ddr_pmu_core.c index b84346dbac2c..0b24dee1ed3c 100644 --- a/drivers/perf/amlogic/meson_ddr_pmu_core.c +++ b/drivers/perf/amlogic/meson_ddr_pmu_core.c @@ -156,10 +156,14 @@ static int meson_ddr_perf_event_add(struct perf_event *event, int flags) u64 config2 = event->attr.config2; int i; - for_each_set_bit(i, (const unsigned long *)&config1, sizeof(config1)) + for_each_set_bit(i, + (const unsigned long *)&config1, + BITS_PER_TYPE(config1)) meson_ddr_set_axi_filter(event, i); - for_each_set_bit(i, (const unsigned long *)&config2, sizeof(config2)) + for_each_set_bit(i, + (const unsigned long *)&config2, + BITS_PER_TYPE(config2)) meson_ddr_set_axi_filter(event, i + 64); if (flags & PERF_EF_START)