Message ID | 20230209014211.17816-1-hayashi.kunihiko@socionext.com |
---|---|
State | New |
Headers |
Return-Path: <linux-kernel-owner@vger.kernel.org> Delivered-To: ouuuleilei@gmail.com Received: by 2002:adf:eb09:0:0:0:0:0 with SMTP id s9csp62995wrn; Wed, 8 Feb 2023 17:50:34 -0800 (PST) X-Google-Smtp-Source: AK7set9PQ5EHnhjzGWgmuJ8tH87u1ep3GUHy9shsdwFlDQawtw6cTnH4cTO29dR2jDyIrrMPY2/k X-Received: by 2002:a17:903:32c6:b0:196:1cc3:74fc with SMTP id i6-20020a17090332c600b001961cc374fcmr10262004plr.4.1675907434436; Wed, 08 Feb 2023 17:50:34 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1675907434; cv=none; d=google.com; s=arc-20160816; b=zgPmkccRLDIrQ4o445b8fr/GLG01znZPGNnIr4lspzfxyqUufuWB6/4hvkl42u3ayx 85/S+E5v9a64Gcp1HveWm4mCN0ctaWI/SjyH+zW+JLoVaBCX9l8T41lFkoF2jQS2saqs nTvWfQ4smcY/56Zi5ylXxksysqdX5LCN/2yWTk6GbucfLU6M74MIbGCHFpR1ok27q41u PsWKJmdOpRqhqMII3Efk4G2Jw6m8xIEXHiM5uaMESKnilv+c2CL3wUTmS5yzs1Ubp+sX iUj5XnIClhjGPTdBKWsM7HKRJrhTqjhEdQix3bzL0fzi5A1y0/S9klUasuzCH2hyIR7g TNgg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from; bh=aaWX7X142lmuIzGeaCrfbcpSdulLNkUfCQWbkyHOYs8=; b=Qr9Od389yWCjY1tCnZvfepeYmkaCZUhlj7DGZcoEUTEkgzvDebO1bXUe5yOWhLqiiR qCtC90rI4cfEUkJu25kmDPR06581iJYLm7IZ3VMQ6bXc+VD1oviuGV+prRJLfb/jQ9QF /ko8FeuuFzrjFotJ5LxyHl8e/TNJUh+9f1Nd6tbmzLS/mfkyo3xkcX6HGzP+fBKMOdQB N+AKEZPCurrr9N8QsDpQzJpvM74lgYW/7CzbxS4alBJt+TP6urYQ9aBLZsdEkLhQZ9mc 4ukjnnupp9OpeKEahXyrlPxHNpV54dncE5DocWCNeZ0tY7lY12N3hqkUAZJwxJ0rTpmO sgBA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id e3-20020a17090301c300b0019479636f8csi413574plh.20.2023.02.08.17.50.20; Wed, 08 Feb 2023 17:50:34 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231395AbjBIBm1 (ORCPT <rfc822;ivan.orlov0322@gmail.com> + 99 others); Wed, 8 Feb 2023 20:42:27 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:34404 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229911AbjBIBmZ (ORCPT <rfc822;linux-kernel@vger.kernel.org>); Wed, 8 Feb 2023 20:42:25 -0500 Received: from mx.socionext.com (mx.socionext.com [202.248.49.38]) by lindbergh.monkeyblade.net (Postfix) with ESMTP id 17242DBCD; Wed, 8 Feb 2023 17:42:23 -0800 (PST) Received: from unknown (HELO kinkan2-ex.css.socionext.com) ([172.31.9.52]) by mx.socionext.com with ESMTP; 09 Feb 2023 10:42:23 +0900 Received: from mail.mfilter.local (m-filter-1 [10.213.24.61]) by kinkan2-ex.css.socionext.com (Postfix) with ESMTP id 80DB62012096; Thu, 9 Feb 2023 10:42:23 +0900 (JST) Received: from 172.31.9.51 (172.31.9.51) by m-FILTER with ESMTP; Thu, 9 Feb 2023 10:42:34 +0900 Received: from plum.e01.socionext.com (unknown [10.212.243.119]) by kinkan2.css.socionext.com (Postfix) with ESMTP id 1662D3D57; Thu, 9 Feb 2023 10:42:23 +0900 (JST) From: Kunihiko Hayashi <hayashi.kunihiko@socionext.com> To: Ulf Hansson <ulf.hansson@linaro.org>, Rob Herring <robh+dt@kernel.org>, Krzysztof Kozlowski <krzysztof.kozlowski+dt@linaro.org> Cc: linux-mmc@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Kunihiko Hayashi <hayashi.kunihiko@socionext.com> Subject: [PATCH] dt-bindings: mmc: Add resets property to cadence SDHCI binding Date: Thu, 9 Feb 2023 10:42:11 +0900 Message-Id: <20230209014211.17816-1-hayashi.kunihiko@socionext.com> X-Mailer: git-send-email 2.25.1 MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Spam-Status: No, score=-1.9 required=5.0 tests=BAYES_00,SPF_HELO_NONE, SPF_PASS autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: <linux-kernel.vger.kernel.org> X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1757316314028844038?= X-GMAIL-MSGID: =?utf-8?q?1757316314028844038?= |
Series |
dt-bindings: mmc: Add resets property to cadence SDHCI binding
|
|
Commit Message
Kunihiko Hayashi
Feb. 9, 2023, 1:42 a.m. UTC
Cadence SDHCI controller allows reset control support on UniPhier SoC.
Add resets property to cadence SDHCI binding.
Signed-off-by: Kunihiko Hayashi <hayashi.kunihiko@socionext.com>
---
Documentation/devicetree/bindings/mmc/cdns,sdhci.yaml | 3 +++
1 file changed, 3 insertions(+)
Comments
On 09/02/2023 02:42, Kunihiko Hayashi wrote: > Cadence SDHCI controller allows reset control support on UniPhier SoC. > Add resets property to cadence SDHCI binding. > > Signed-off-by: Kunihiko Hayashi <hayashi.kunihiko@socionext.com> > --- > Documentation/devicetree/bindings/mmc/cdns,sdhci.yaml | 3 +++ > 1 file changed, 3 insertions(+) > > diff --git a/Documentation/devicetree/bindings/mmc/cdns,sdhci.yaml b/Documentation/devicetree/bindings/mmc/cdns,sdhci.yaml > index d3dce4d6c168..adacd0535c14 100644 > --- a/Documentation/devicetree/bindings/mmc/cdns,sdhci.yaml > +++ b/Documentation/devicetree/bindings/mmc/cdns,sdhci.yaml > @@ -29,6 +29,9 @@ properties: > clocks: > maxItems: 1 > > + resets: > + maxItems: 1 This looks specific to UniPhier, doesn't it? Best regards, Krzysztof
Hi Krzysztof, On 2023/02/09 18:14, Krzysztof Kozlowski wrote: > On 09/02/2023 02:42, Kunihiko Hayashi wrote: >> Cadence SDHCI controller allows reset control support on UniPhier SoC. >> Add resets property to cadence SDHCI binding. >> >> Signed-off-by: Kunihiko Hayashi <hayashi.kunihiko@socionext.com> >> --- >> Documentation/devicetree/bindings/mmc/cdns,sdhci.yaml | 3 +++ >> 1 file changed, 3 insertions(+) >> >> diff --git a/Documentation/devicetree/bindings/mmc/cdns,sdhci.yaml >> b/Documentation/devicetree/bindings/mmc/cdns,sdhci.yaml >> index d3dce4d6c168..adacd0535c14 100644 >> --- a/Documentation/devicetree/bindings/mmc/cdns,sdhci.yaml >> +++ b/Documentation/devicetree/bindings/mmc/cdns,sdhci.yaml >> @@ -29,6 +29,9 @@ properties: >> clocks: >> maxItems: 1 >> >> + resets: >> + maxItems: 1 > > This looks specific to UniPhier, doesn't it? I think this IP has some hardware reset lines, however, it depends on the implementation whether the lines can be soft controlled or controlled by power-on-reset. In case of UniPhier SoC, these lines are connected to the syscon reset controller, but deasserted with initial state. Currently, the binding has one compatible. If drawing this dependency, Is the device dependent compatible necessary? Or I can remove reset property from DT. Thank you, --- Best Regards Kunihiko Hayashi
On 09/02/2023 12:34, Kunihiko Hayashi wrote: > Hi Krzysztof, > > On 2023/02/09 18:14, Krzysztof Kozlowski wrote: >> On 09/02/2023 02:42, Kunihiko Hayashi wrote: >>> Cadence SDHCI controller allows reset control support on UniPhier SoC. >>> Add resets property to cadence SDHCI binding. >>> >>> Signed-off-by: Kunihiko Hayashi <hayashi.kunihiko@socionext.com> >>> --- >>> Documentation/devicetree/bindings/mmc/cdns,sdhci.yaml | 3 +++ >>> 1 file changed, 3 insertions(+) >>> >>> diff --git a/Documentation/devicetree/bindings/mmc/cdns,sdhci.yaml >>> b/Documentation/devicetree/bindings/mmc/cdns,sdhci.yaml >>> index d3dce4d6c168..adacd0535c14 100644 >>> --- a/Documentation/devicetree/bindings/mmc/cdns,sdhci.yaml >>> +++ b/Documentation/devicetree/bindings/mmc/cdns,sdhci.yaml >>> @@ -29,6 +29,9 @@ properties: >>> clocks: >>> maxItems: 1 >>> >>> + resets: >>> + maxItems: 1 >> >> This looks specific to UniPhier, doesn't it? > > I think this IP has some hardware reset lines, however, Hm, fine with me. It's actually expected. > it depends on the implementation whether the lines can be > soft controlled or controlled by power-on-reset. > > In case of UniPhier SoC, these lines are connected to the syscon > reset controller, but deasserted with initial state. > > Currently, the binding has one compatible. > If drawing this dependency, Is the device dependent compatible necessary? > Or I can remove reset property from DT. No, its okay. Acked-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org> Best regards, Krzysztof
diff --git a/Documentation/devicetree/bindings/mmc/cdns,sdhci.yaml b/Documentation/devicetree/bindings/mmc/cdns,sdhci.yaml index d3dce4d6c168..adacd0535c14 100644 --- a/Documentation/devicetree/bindings/mmc/cdns,sdhci.yaml +++ b/Documentation/devicetree/bindings/mmc/cdns,sdhci.yaml @@ -29,6 +29,9 @@ properties: clocks: maxItems: 1 + resets: + maxItems: 1 + # PHY DLL input delays: # They are used to delay the data valid window, and align the window to # sampling clock. The delay starts from 5ns (for delay parameter equal to 0)