From patchwork Tue Feb 7 11:06:48 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Durai Manickam KR X-Patchwork-Id: 53838 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:adf:eb09:0:0:0:0:0 with SMTP id s9csp2787887wrn; Tue, 7 Feb 2023 03:15:45 -0800 (PST) X-Google-Smtp-Source: AK7set/jx1bHhRApoGDO9fGtg8QxzRXtMWhNfenmNyia+xycx346j0645hA53lCuHLVGD9XvYCth X-Received: by 2002:a17:90a:108:b0:230:3af9:180 with SMTP id b8-20020a17090a010800b002303af90180mr12688433pjb.17.1675768545521; Tue, 07 Feb 2023 03:15:45 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1675768545; cv=none; d=google.com; s=arc-20160816; b=VXUqsKAyCEmpkvP3MfYz/CDrMC6PMxBKyF5Y0Av3WktRzmI1XGkXnviCYFcwmqcYUb jzLleWf5vX/+ajzQ0ufI8kYY28nS8DChqsHH8a1dZEXRB8R3Lu1reUV/jLOeR4sHd0Aq VbEpYipic0KSbP4LhW16iHZ4jHIVCiEklmf13IGeV2a498Ge3nOPYSQh9yatpaxi99q+ PKJw7uihN9azbmhpSVyOX1HmZp+pwUIB6FN5QQ6ikwaYedF7rA3fpufUiaF0BFhci2+w jVYonBsEcYTWz271GaInt9lnrAbjcGnGezgATrfCR4sV/xgIl5GIOntGpCnH/TBaWleM fYrQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=lCBWYwknSAepfYsIvu4LpyQ5zoUZu7BsevEs4Uz259k=; b=c5g3T4u/xDaR6BpLNaQqzWPCoXiedQ0lEKJQpmu5j+U/BTVMefEA2Fqi8qo87khIjO Qzio3CSuOiBQv2Pjaat4go2Y++4y/YhEyEGeCKQquRVuPIjXMlZUqqlxR+Jeb136yo0W exQq7YlpoMNM0gGxgxkvqox3tzriCfwK+H1se7XjzJMRoDGx2oQxed1HhmmMRtehN/Ip qYJC3ssLOzDcLu6cDUrPUpdawFNNW6HuXVQn4bWhY+4xROCH6VKvkbzNYlT3Vf/A+xaf LXCTcaN8mMdjXPxwHQCnCOepvOxWpN3D+GNmiC7X3FXTGs9M73OPzRhahOgUVgULp3PX uP6g== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@microchip.com header.s=mchp header.b=vglGeBC5; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=microchip.com Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id b23-20020a637157000000b00499b89917casi14649631pgn.782.2023.02.07.03.15.33; Tue, 07 Feb 2023 03:15:45 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@microchip.com header.s=mchp header.b=vglGeBC5; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=microchip.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231910AbjBGLI0 (ORCPT + 99 others); Tue, 7 Feb 2023 06:08:26 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:36136 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S231184AbjBGLIU (ORCPT ); Tue, 7 Feb 2023 06:08:20 -0500 Received: from esa.microchip.iphmx.com (esa.microchip.iphmx.com [68.232.154.123]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 3365638033; Tue, 7 Feb 2023 03:08:19 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=microchip.com; i=@microchip.com; q=dns/txt; s=mchp; t=1675768099; x=1707304099; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=yzMU5+tyWNsi37KdlDLEIsJGVyKaMVo94ixAwQFMfcM=; b=vglGeBC5QpVnKGbi3+Qr6MOlVUpKtcmaX1KmHUNjUT99ON4Rk8Epw+II lnsAuLB0TNIO2ixwMW9QTTgbt6JEIlrlKp3LTy8iMizekKgBQILlGVonv dgUZOajlbbOP0Rh7BNylgUdzp29zf2h0a4JUKLNVhHUX2PZinXcUQvHLm VJ2z7wYwUDSWZrynsEI23NveciifQ1NRoDkdmc5WjWJIHCzfXR8dKDHyV eCiOKWPvjhoQI8LUum5q5JiJgljQaisrIqRMORx/Htp43aU3PlI3aNEHR Xe6vBfRotl0sShAqYIfqOr9oiVKwkCN3RCujOGZPUGj12BCRNQgEoHFaR Q==; X-IronPort-AV: E=Sophos;i="5.97,278,1669100400"; d="scan'208";a="135929239" Received: from unknown (HELO email.microchip.com) ([170.129.1.10]) by esa6.microchip.iphmx.com with ESMTP/TLS/AES256-SHA256; 07 Feb 2023 04:08:18 -0700 Received: from chn-vm-ex03.mchp-main.com (10.10.85.151) by chn-vm-ex01.mchp-main.com (10.10.85.143) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.16; Tue, 7 Feb 2023 04:08:17 -0700 Received: from che-lt-i66125lx.microchip.com (10.10.115.15) by chn-vm-ex03.mchp-main.com (10.10.85.151) with Microsoft SMTP Server id 15.1.2507.16 via Frontend Transport; Tue, 7 Feb 2023 04:08:09 -0700 From: Durai Manickam KR To: , , , , , , , , , , , , , , , , , , , , , , , , CC: Durai Manickam KR Subject: [PATCH v6 5/8] ARM: dts: at91: sam9x60: Add DMA bindings for the flexcom nodes Date: Tue, 7 Feb 2023 16:36:48 +0530 Message-ID: <20230207110651.197268-6-durai.manickamkr@microchip.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20230207110651.197268-1-durai.manickamkr@microchip.com> References: <20230207110651.197268-1-durai.manickamkr@microchip.com> MIME-Version: 1.0 X-Spam-Status: No, score=-4.4 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_MED, RCVD_IN_MSPIKE_H2,SPF_HELO_PASS,SPF_PASS autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1757170678498282750?= X-GMAIL-MSGID: =?utf-8?q?1757170678498282750?= From: Manikandan Muralidharan Add dma bindings for flexcom nodes in the soc dtsi file. Users those who don't wish to use the DMA function for their flexcom functions can overwrite the dma bindings in the board device tree file. Signed-off-by: Manikandan Muralidharan [durai.manickamkr@microchip.com: fixed code indentation and updated commit log] Signed-off-by: Durai Manickam KR Reviewed-by: Claudiu Beznea --- arch/arm/boot/dts/at91-sam9x60ek.dts | 3 +++ arch/arm/boot/dts/sam9x60.dtsi | 27 +++++++++++++++++++++++++++ 2 files changed, 30 insertions(+) diff --git a/arch/arm/boot/dts/at91-sam9x60ek.dts b/arch/arm/boot/dts/at91-sam9x60ek.dts index 6b6391d5041e..180e4b1aa2f6 100644 --- a/arch/arm/boot/dts/at91-sam9x60ek.dts +++ b/arch/arm/boot/dts/at91-sam9x60ek.dts @@ -209,6 +209,7 @@ &flx0 { i2c0: i2c@600 { #address-cells = <1>; #size-cells = <0>; + dmas = <0>, <0>; pinctrl-names = "default"; pinctrl-0 = <&pinctrl_flx0_default>; i2c-analog-filter; @@ -230,6 +231,7 @@ &flx4 { status = "disabled"; spi4: spi@400 { + dmas = <0>, <0>; pinctrl-names = "default"; pinctrl-0 = <&pinctrl_flx4_default>; status = "disabled"; @@ -254,6 +256,7 @@ &flx6 { i2c6: i2c@600 { #address-cells = <1>; #size-cells = <0>; + dmas = <0>, <0>; pinctrl-names = "default"; pinctrl-0 = <&pinctrl_flx6_default>; i2c-analog-filter; diff --git a/arch/arm/boot/dts/sam9x60.dtsi b/arch/arm/boot/dts/sam9x60.dtsi index 1e401a919f56..8442971458e4 100644 --- a/arch/arm/boot/dts/sam9x60.dtsi +++ b/arch/arm/boot/dts/sam9x60.dtsi @@ -177,6 +177,15 @@ spi4: spi@400 { interrupts = <13 IRQ_TYPE_LEVEL_HIGH 7>; clocks = <&pmc PMC_TYPE_PERIPHERAL 13>; clock-names = "spi_clk"; + dmas = <&dma0 + (AT91_XDMAC_DT_MEM_IF(0) | + AT91_XDMAC_DT_PER_IF(1) | + AT91_XDMAC_DT_PERID(8))>, + <&dma0 + (AT91_XDMAC_DT_MEM_IF(0) | + AT91_XDMAC_DT_PER_IF(1) | + AT91_XDMAC_DT_PERID(9))>; + dma-names = "tx", "rx"; atmel,fifo-size = <16>; status = "disabled"; }; @@ -417,6 +426,15 @@ i2c6: i2c@600 { reg = <0x600 0x200>; interrupts = <9 IRQ_TYPE_LEVEL_HIGH 7>; clocks = <&pmc PMC_TYPE_PERIPHERAL 9>; + dmas = <&dma0 + (AT91_XDMAC_DT_MEM_IF(0) | + AT91_XDMAC_DT_PER_IF(1) | + AT91_XDMAC_DT_PERID(12))>, + <&dma0 + (AT91_XDMAC_DT_MEM_IF(0) | + AT91_XDMAC_DT_PER_IF(1) | + AT91_XDMAC_DT_PERID(13))>; + dma-names = "tx", "rx"; atmel,fifo-size = <16>; status = "disabled"; }; @@ -456,6 +474,15 @@ i2c0: i2c@600 { reg = <0x600 0x200>; interrupts = <5 IRQ_TYPE_LEVEL_HIGH 7>; clocks = <&pmc PMC_TYPE_PERIPHERAL 5>; + dmas = <&dma0 + (AT91_XDMAC_DT_MEM_IF(0) | + AT91_XDMAC_DT_PER_IF(1) | + AT91_XDMAC_DT_PERID(0))>, + <&dma0 + (AT91_XDMAC_DT_MEM_IF(0) | + AT91_XDMAC_DT_PER_IF(1) | + AT91_XDMAC_DT_PERID(1))>; + dma-names = "tx", "rx"; atmel,fifo-size = <16>; status = "disabled"; };