From patchwork Fri Feb 3 03:48:30 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Durai Manickam KR X-Patchwork-Id: 52286 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:adf:eb09:0:0:0:0:0 with SMTP id s9csp626314wrn; Thu, 2 Feb 2023 19:53:34 -0800 (PST) X-Google-Smtp-Source: AK7set8F9kwA23/Dhtu+XzIjXGZvtKwUzfkgiLU2ye+9LcxJzWDQLUu/DK9yKXpKDbiNRhVmSa28 X-Received: by 2002:a17:906:2bdb:b0:878:a893:48db with SMTP id n27-20020a1709062bdb00b00878a89348dbmr8273678ejg.65.1675396414110; Thu, 02 Feb 2023 19:53:34 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1675396414; cv=none; d=google.com; s=arc-20160816; b=qFIWymHxnGyiqVFIZWxJ4AYlXfv8F1jErB5VOCZk2uWcl+s2f0ZHd57Om+h2A8irvR 3z9cWExHyj/KXDqNzL4P3P59nXuuu9+WvaOwF00R3cDt6/EBA0NclO7KtgHZE8sKsEBV kVrfaOK7ICbTi6buugFKTZ0djIS2/QGPgNFEZeo4aKZPexlbpmZTUaJL+cHToMkmovTd rySfFWzvegZopWM9gSrH6P+xOVQej2m1CoTR1XYPQvWXAjJ4yMTtMUaCmVtobDujLz5M p39Cbxv6an8xT60+ZKLEVj5s7bOg0EdWFSaSUju71LbnfHhF+5drtpdfQbtjYkttOpvn 4YBA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=SJz/ytCSHGSOMCejQEp8i86PaLeYx3gUut4iIEvJ9Lo=; b=tICfOF57MOY50iJ9rG8CR1VrNUmQDqHENuAVkT39lbZ6zUeqtKacSKbJS8HCMhhHyg wxT8bAp8hets/nc5sIDysLY/Fjr/6sy8O7za2U00xpBbwZF9V91JezR19sK7FHZQrwi0 D9t/jpR9TRK8nNQ3/kY/YsMZD408d5Fcf7X3GhETJ57im9IbpHAXyAbtsjOk1SJCmcjh yUvd1rmF/3fr+iBwIdjKCPOq8oX380OS8mdFflMErU1y3tIh+zXHKyvXfRSWTnHhvpgt kJu4Y2oKgvY/740KkDZLEXpAbo0zpFqzjpamRyDhAkaIg8PQtVLyiVugcGxPSczC1MZ7 bOsg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@microchip.com header.s=mchp header.b=R1j5KNiH; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=microchip.com Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id wi4-20020a170906fd4400b0088a5739138esi1495088ejb.837.2023.02.02.19.53.10; Thu, 02 Feb 2023 19:53:34 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@microchip.com header.s=mchp header.b=R1j5KNiH; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=microchip.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S232059AbjBCDuX (ORCPT + 99 others); Thu, 2 Feb 2023 22:50:23 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:32768 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S232109AbjBCDuW (ORCPT ); Thu, 2 Feb 2023 22:50:22 -0500 Received: from esa.microchip.iphmx.com (esa.microchip.iphmx.com [68.232.153.233]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id B2DCC81B38; Thu, 2 Feb 2023 19:50:20 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=microchip.com; i=@microchip.com; q=dns/txt; s=mchp; t=1675396221; x=1706932221; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=HGkZxVVil+7A8EeF9/dWV7fYzZt4AYdAKP3TOoimAm8=; b=R1j5KNiHF/A2EBS/kO3osUNzhqPiUunlS3ez4s+GerBY11UW5QS3UXlx PKTjXk/HEre5MUQxTHWDW3qMSDDVcoZNFERK/nOgbVFKQ+RjywJ6pA43s qRmYZZWE8b8cGdVdYnXNqU/c2Au7lA8tSE5BjdRtjeYuPL7VKj4VZw7K8 Pj+l9EHSbynrFLuq/tiADmPo2sI31NHp40ejFqhs3jVQslJBZPIxswHO8 1NOqDtTrwtUCmA1I+B5IE6bksjVryNNXXzpXNdLfbgefKX3+On8U+U5St YikWp4JOnNr83FTjcId2PlKC6eSnyNW98MeKuH8uhD9Rwk3ixXwqQ8SdO w==; X-IronPort-AV: E=Sophos;i="5.97,269,1669100400"; d="scan'208";a="199411172" Received: from unknown (HELO email.microchip.com) ([170.129.1.10]) by esa5.microchip.iphmx.com with ESMTP/TLS/AES256-SHA256; 02 Feb 2023 20:50:20 -0700 Received: from chn-vm-ex02.mchp-main.com (10.10.85.144) by chn-vm-ex03.mchp-main.com (10.10.85.151) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.16; Thu, 2 Feb 2023 20:50:19 -0700 Received: from che-lt-i66125lx.amer.actel.com (10.10.115.15) by chn-vm-ex02.mchp-main.com (10.10.85.144) with Microsoft SMTP Server id 15.1.2507.16 via Frontend Transport; Thu, 2 Feb 2023 20:50:10 -0700 From: Durai Manickam KR To: , , , , , , , , , , , , , , , , , , , , , , , , CC: Durai Manickam KR Subject: [PATCH v5 5/8] ARM: dts: at91: sam9x60: Add DMA bindings for the flexcom nodes Date: Fri, 3 Feb 2023 09:18:30 +0530 Message-ID: <20230203034833.451461-6-durai.manickamkr@microchip.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20230203034833.451461-1-durai.manickamkr@microchip.com> References: <20230203034833.451461-1-durai.manickamkr@microchip.com> MIME-Version: 1.0 X-Spam-Status: No, score=-4.4 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_MED, RCVD_IN_MSPIKE_H2,SPF_HELO_PASS,SPF_PASS autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1756780470389067367?= X-GMAIL-MSGID: =?utf-8?q?1756780470389067367?= From: Manikandan Muralidharan Add dma bindings for flexcom nodes in the soc dtsi file. Users those who don't wish to use the DMA function for their flexcom functions can overwrite the dma bindings in the board device tree file. Signed-off-by: Manikandan Muralidharan [durai.manickamkr@microchip.com: fixed code indentation and updated commit log] Signed-off-by: Durai Manickam KR Reviewed-by: Claudiu Beznea --- arch/arm/boot/dts/at91-sam9x60ek.dts | 3 +++ arch/arm/boot/dts/sam9x60.dtsi | 27 +++++++++++++++++++++++++++ 2 files changed, 30 insertions(+) diff --git a/arch/arm/boot/dts/at91-sam9x60ek.dts b/arch/arm/boot/dts/at91-sam9x60ek.dts index 6b6391d5041e..180e4b1aa2f6 100644 --- a/arch/arm/boot/dts/at91-sam9x60ek.dts +++ b/arch/arm/boot/dts/at91-sam9x60ek.dts @@ -209,6 +209,7 @@ &flx0 { i2c0: i2c@600 { #address-cells = <1>; #size-cells = <0>; + dmas = <0>, <0>; pinctrl-names = "default"; pinctrl-0 = <&pinctrl_flx0_default>; i2c-analog-filter; @@ -230,6 +231,7 @@ &flx4 { status = "disabled"; spi4: spi@400 { + dmas = <0>, <0>; pinctrl-names = "default"; pinctrl-0 = <&pinctrl_flx4_default>; status = "disabled"; @@ -254,6 +256,7 @@ &flx6 { i2c6: i2c@600 { #address-cells = <1>; #size-cells = <0>; + dmas = <0>, <0>; pinctrl-names = "default"; pinctrl-0 = <&pinctrl_flx6_default>; i2c-analog-filter; diff --git a/arch/arm/boot/dts/sam9x60.dtsi b/arch/arm/boot/dts/sam9x60.dtsi index 1e401a919f56..8442971458e4 100644 --- a/arch/arm/boot/dts/sam9x60.dtsi +++ b/arch/arm/boot/dts/sam9x60.dtsi @@ -177,6 +177,15 @@ spi4: spi@400 { interrupts = <13 IRQ_TYPE_LEVEL_HIGH 7>; clocks = <&pmc PMC_TYPE_PERIPHERAL 13>; clock-names = "spi_clk"; + dmas = <&dma0 + (AT91_XDMAC_DT_MEM_IF(0) | + AT91_XDMAC_DT_PER_IF(1) | + AT91_XDMAC_DT_PERID(8))>, + <&dma0 + (AT91_XDMAC_DT_MEM_IF(0) | + AT91_XDMAC_DT_PER_IF(1) | + AT91_XDMAC_DT_PERID(9))>; + dma-names = "tx", "rx"; atmel,fifo-size = <16>; status = "disabled"; }; @@ -417,6 +426,15 @@ i2c6: i2c@600 { reg = <0x600 0x200>; interrupts = <9 IRQ_TYPE_LEVEL_HIGH 7>; clocks = <&pmc PMC_TYPE_PERIPHERAL 9>; + dmas = <&dma0 + (AT91_XDMAC_DT_MEM_IF(0) | + AT91_XDMAC_DT_PER_IF(1) | + AT91_XDMAC_DT_PERID(12))>, + <&dma0 + (AT91_XDMAC_DT_MEM_IF(0) | + AT91_XDMAC_DT_PER_IF(1) | + AT91_XDMAC_DT_PERID(13))>; + dma-names = "tx", "rx"; atmel,fifo-size = <16>; status = "disabled"; }; @@ -456,6 +474,15 @@ i2c0: i2c@600 { reg = <0x600 0x200>; interrupts = <5 IRQ_TYPE_LEVEL_HIGH 7>; clocks = <&pmc PMC_TYPE_PERIPHERAL 5>; + dmas = <&dma0 + (AT91_XDMAC_DT_MEM_IF(0) | + AT91_XDMAC_DT_PER_IF(1) | + AT91_XDMAC_DT_PERID(0))>, + <&dma0 + (AT91_XDMAC_DT_MEM_IF(0) | + AT91_XDMAC_DT_PER_IF(1) | + AT91_XDMAC_DT_PERID(1))>; + dma-names = "tx", "rx"; atmel,fifo-size = <16>; status = "disabled"; };