Message ID | 20230201000900.3150295-1-konrad.dybcio@linaro.org |
---|---|
State | New |
Headers |
Return-Path: <linux-kernel-owner@vger.kernel.org> Delivered-To: ouuuleilei@gmail.com Received: by 2002:adf:eb09:0:0:0:0:0 with SMTP id s9csp112070wrn; Tue, 31 Jan 2023 16:22:00 -0800 (PST) X-Google-Smtp-Source: AK7set8WadqMS1vbEd6oaEneGJ4HIa/7wKSShWnsK0y/Ohn5u/ezrZxjRBT9RqHlERttH+/6ZAcl X-Received: by 2002:a17:906:6d8e:b0:888:1613:49bc with SMTP id h14-20020a1709066d8e00b00888161349bcmr259544ejt.48.1675210919807; Tue, 31 Jan 2023 16:21:59 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1675210919; cv=none; d=google.com; s=arc-20160816; b=YXPFlcJRX75v3iE+31ci/6l6rlvWhsfyDrKFxegJP8fo3fsgUylKNH2Xl6bxxc925Y PjhFGuN3Cq6XSMwS+7QdSbDVD3M8ShpvBN15Msry+lrpIplqRfGu64bS48tCCc42vH7W bfqkKoYixR0oeAfDXpUhbwuFt8fxXIRcFmI0Ks19S5m3C0+RIw1iFDvvinVQIB/Fjd4G GwLv0vxrV/q18m+zr8GvIdLxzxzFZ2hV9kuL0iySaSoQFDMlK/oHnHrpqf9VauvzI47v 2VG29DYAV7ALxQrfxZlGdBXTAxkCc4/q8hWtdDQFgM/gvXzu4vvZEJN4X8ql0u+0MULN 2YKg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from:dkim-signature; bh=eZe1ZAfPMUAgxNYKvTD219Xk42rFPChmIi+qpZotkIw=; b=S3+IF/jUSDXNtO1xKqn62gz4p7ZXYfVbuD2gkEaq5wfaU+oqRnG1pWv2vbdOxSxbvf 9fvXBfg4tA4BsXcEPn2uyU8Z5CcFtMYN0VxHGl0SHsiwn3PRV7A0gOi4z5TghM+MnHSs L7zGcj07mIMVVT89ba2WyRmlHoj3sTxzV1p+OgHG3LsAnUViDb7Vm61F2nkvUqQ/8aWd KH5Vf6OnfKje56tAyrpIj16aErRmd4Eo9j3r2PJw/SE43+cGEG2GEQx9dDDfKfOR/3G/ BjbPrDm43AnXvrc3Vw90v4KXAARSY6TdiGKHM1UshH6BF+r1HBy9AQKR/cfsAqglIGB6 1PoQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=bfkawtuY; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id 2-20020a170906014200b0085738d104fcsi20948842ejh.213.2023.01.31.16.21.36; Tue, 31 Jan 2023 16:21:59 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=bfkawtuY; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231600AbjBAAJI (ORCPT <rfc822;maxin.john@gmail.com> + 99 others); Tue, 31 Jan 2023 19:09:08 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:52958 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230112AbjBAAJH (ORCPT <rfc822;linux-kernel@vger.kernel.org>); Tue, 31 Jan 2023 19:09:07 -0500 Received: from mail-ej1-x633.google.com (mail-ej1-x633.google.com [IPv6:2a00:1450:4864:20::633]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 48DA42E81F for <linux-kernel@vger.kernel.org>; Tue, 31 Jan 2023 16:09:06 -0800 (PST) Received: by mail-ej1-x633.google.com with SMTP id mc11so24086674ejb.10 for <linux-kernel@vger.kernel.org>; Tue, 31 Jan 2023 16:09:06 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:from:to:cc:subject:date:message-id:reply-to; bh=eZe1ZAfPMUAgxNYKvTD219Xk42rFPChmIi+qpZotkIw=; b=bfkawtuYi/wd0snVs0/FdZiyhfffs5Srch/gxaN0NEJ/pOylUEbuqDChFuLYjDGiUp Yrnt7FQf9AnJg1G3tQC/jFpsxtgNLdJCrA0rX1zCZPftbDGPG+9hIGvz26euYNt6j+T+ Mi1eoXhbFpcD+xx8AA03teeeYF3SGQrSI1i/7M6PmweHn11txtYTWDFdrvL6+PonmeJp zqPqzgMJI+G/7XFpuA/84h5WvcYJO9ioy33aU1YH7vFFZA0WkBXj4T+V+ZYGUPwLNxc0 8C6lhVQu5iy8ER6Jz/ZX9/dHwA9UrkccU78ldcmefVSRGwqxia4BxoBJVqZvfACCnGKr mV7Q== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=eZe1ZAfPMUAgxNYKvTD219Xk42rFPChmIi+qpZotkIw=; b=x8gCi/hIMsMvhZfmEnlDe/c+Er5PPxrm76xSumeGlg+ZZXQabTJBVCNEX8MTjlhom+ 53oC+pNRh/NUqssEAMXlH4JNbi9iKK6UufjA4JFr/xr/7uD/2FlX8GeWnz3UaJKeTFYB ThsK2cnVn5m3m47/Z7heFp8YAN40s+bpkGFsebJKh+Khcu02u2ZJ5Sesztshkb8qvoMB YEXUDbpKd2ZqPZ9DcxVfltjiVqJzZdKKAQXQ2w1Y0XsbJNoxfiuQPyHJbZrxkQUyZgq4 6cFS7DGzKCKIAuAaydlB6DcXOfmNZblTGDAMuDl9U9kleQf9bjoUbuUkwmhWtGMzSXV8 6wJw== X-Gm-Message-State: AO0yUKUVcfsJGfcYHBipP2Odhtui7+k2tYPZ3jZkn+rFlrfbLSSY85qf k7vDgX8mfjN4tmWrn+BcnGZCyziTKkQ1ftk/ X-Received: by 2002:a17:906:4cc1:b0:887:2267:c0a0 with SMTP id q1-20020a1709064cc100b008872267c0a0mr266752ejt.21.1675210144832; Tue, 31 Jan 2023 16:09:04 -0800 (PST) Received: from localhost.localdomain (abyl20.neoplus.adsl.tpnet.pl. [83.9.31.20]) by smtp.gmail.com with ESMTPSA id o13-20020a056402038d00b0049622a61f8fsm5681364edv.30.2023.01.31.16.09.02 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 31 Jan 2023 16:09:04 -0800 (PST) From: Konrad Dybcio <konrad.dybcio@linaro.org> To: linux-arm-msm@vger.kernel.org, andersson@kernel.org, agross@kernel.org, krzysztof.kozlowski@linaro.org Cc: marijn.suijten@somainline.org, Konrad Dybcio <konrad.dybcio@linaro.org>, Catalin Marinas <catalin.marinas@arm.com>, Will Deacon <will@kernel.org>, Marc Zyngier <maz@kernel.org>, James Morse <james.morse@arm.com>, D Scott Phillips <scott@os.amperecomputing.com>, Michal Orzel <michal.orzel@arm.com>, Linu Cherian <lcherian@marvell.com>, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org Subject: [PATCH v2] arm64: Add a couple of missing part numbers Date: Wed, 1 Feb 2023 01:09:00 +0100 Message-Id: <20230201000900.3150295-1-konrad.dybcio@linaro.org> X-Mailer: git-send-email 2.39.1 MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_NONE, SPF_HELO_NONE,SPF_PASS autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: <linux-kernel.vger.kernel.org> X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1756567149081591783?= X-GMAIL-MSGID: =?utf-8?q?1756585965331739208?= |
Series |
[v2] arm64: Add a couple of missing part numbers
|
|
Commit Message
Konrad Dybcio
Feb. 1, 2023, 12:09 a.m. UTC
Add Cortex X1C and add/clarify various recent Qualcomm Kryo cores,
which almost exclusively mimic ARM IDs nowadays.
Signed-off-by: Konrad Dybcio <konrad.dybcio@linaro.org>
---
v1 -> v2:
- Don't change the name of QCOM_CPU_PART_KRYO_4XX_SILVER
arch/arm64/include/asm/cputype.h | 9 +++++++++
1 file changed, 9 insertions(+)
Comments
On 2/1/23 05:39, Konrad Dybcio wrote: > Add Cortex X1C and add/clarify various recent Qualcomm Kryo cores, > which almost exclusively mimic ARM IDs nowadays. Why add these cpu numbers ? Is there an errata being worked on for them ? Without specific implementation requirement, these might not be necessary. > > Signed-off-by: Konrad Dybcio <konrad.dybcio@linaro.org> > --- > v1 -> v2: > > - Don't change the name of QCOM_CPU_PART_KRYO_4XX_SILVER > > arch/arm64/include/asm/cputype.h | 9 +++++++++ > 1 file changed, 9 insertions(+) > > diff --git a/arch/arm64/include/asm/cputype.h b/arch/arm64/include/asm/cputype.h > index 683ca3af4084..a4260d3194fc 100644 > --- a/arch/arm64/include/asm/cputype.h > +++ b/arch/arm64/include/asm/cputype.h > @@ -84,6 +84,7 @@ > #define ARM_CPU_PART_CORTEX_X2 0xD48 > #define ARM_CPU_PART_NEOVERSE_N2 0xD49 > #define ARM_CPU_PART_CORTEX_A78C 0xD4B > +#define ARM_CPU_PART_CORTEX_X1C 0xD4C > > #define APM_CPU_PART_POTENZA 0x000 > > @@ -107,9 +108,17 @@ > #define QCOM_CPU_PART_KRYO 0x200 > #define QCOM_CPU_PART_KRYO_2XX_GOLD 0x800 > #define QCOM_CPU_PART_KRYO_2XX_SILVER 0x801 > +#define QCOM_CPU_PART_KRYO_3XX_GOLD 0x802 > #define QCOM_CPU_PART_KRYO_3XX_SILVER 0x803 > #define QCOM_CPU_PART_KRYO_4XX_GOLD 0x804 > #define QCOM_CPU_PART_KRYO_4XX_SILVER 0x805 > +#define QCOM_CPU_PART_KRYO_5XX_GOLD ARM_CPU_PART_CORTEX_A77 > +#define QCOM_CPU_PART_KRYO_6XX_GOLD ARM_CPU_PART_CORTEX_A78 > +#define QCOM_CPU_PART_KRYO_6XX_GOLDPLUS ARM_CPU_PART_CORTEX_X1 > +#define QCOM_CPU_PART_KRYO_6XX_SILVER_V1 ARM_CPU_PART_CORTEX_A55 > +#define QCOM_CPU_PART_KRYO_7XX_GOLD ARM_CPU_PART_CORTEX_A710 > +#define QCOM_CPU_PART_KRYO_7XX_GOLDPLUS ARM_CPU_PART_CORTEX_X2 > +#define QCOM_CPU_PART_KRYO_7XX_SILVER ARM_CPU_PART_CORTEX_A510 > > #define NVIDIA_CPU_PART_DENVER 0x003 > #define NVIDIA_CPU_PART_CARMEL 0x004
On 1.02.2023 05:50, Anshuman Khandual wrote: > > > On 2/1/23 05:39, Konrad Dybcio wrote: >> Add Cortex X1C and add/clarify various recent Qualcomm Kryo cores, >> which almost exclusively mimic ARM IDs nowadays. > > Why add these cpu numbers ? Is there an errata being worked on for them ? > Without specific implementation requirement, these might not be necessary. Generally I was under the impression that this header double-served as sort of a documentation. I checked my board and they seem to even use the Arm implementer ID (instead of their own, as they did in the past), so I suppose they may be using actual Cortex parts with no modifications and this patch is not very beneficial. Konrad > >> >> Signed-off-by: Konrad Dybcio <konrad.dybcio@linaro.org> >> --- >> v1 -> v2: >> >> - Don't change the name of QCOM_CPU_PART_KRYO_4XX_SILVER >> >> arch/arm64/include/asm/cputype.h | 9 +++++++++ >> 1 file changed, 9 insertions(+) >> >> diff --git a/arch/arm64/include/asm/cputype.h b/arch/arm64/include/asm/cputype.h >> index 683ca3af4084..a4260d3194fc 100644 >> --- a/arch/arm64/include/asm/cputype.h >> +++ b/arch/arm64/include/asm/cputype.h >> @@ -84,6 +84,7 @@ >> #define ARM_CPU_PART_CORTEX_X2 0xD48 >> #define ARM_CPU_PART_NEOVERSE_N2 0xD49 >> #define ARM_CPU_PART_CORTEX_A78C 0xD4B >> +#define ARM_CPU_PART_CORTEX_X1C 0xD4C >> >> #define APM_CPU_PART_POTENZA 0x000 >> >> @@ -107,9 +108,17 @@ >> #define QCOM_CPU_PART_KRYO 0x200 >> #define QCOM_CPU_PART_KRYO_2XX_GOLD 0x800 >> #define QCOM_CPU_PART_KRYO_2XX_SILVER 0x801 >> +#define QCOM_CPU_PART_KRYO_3XX_GOLD 0x802 >> #define QCOM_CPU_PART_KRYO_3XX_SILVER 0x803 >> #define QCOM_CPU_PART_KRYO_4XX_GOLD 0x804 >> #define QCOM_CPU_PART_KRYO_4XX_SILVER 0x805 >> +#define QCOM_CPU_PART_KRYO_5XX_GOLD ARM_CPU_PART_CORTEX_A77 >> +#define QCOM_CPU_PART_KRYO_6XX_GOLD ARM_CPU_PART_CORTEX_A78 >> +#define QCOM_CPU_PART_KRYO_6XX_GOLDPLUS ARM_CPU_PART_CORTEX_X1 >> +#define QCOM_CPU_PART_KRYO_6XX_SILVER_V1 ARM_CPU_PART_CORTEX_A55 >> +#define QCOM_CPU_PART_KRYO_7XX_GOLD ARM_CPU_PART_CORTEX_A710 >> +#define QCOM_CPU_PART_KRYO_7XX_GOLDPLUS ARM_CPU_PART_CORTEX_X2 >> +#define QCOM_CPU_PART_KRYO_7XX_SILVER ARM_CPU_PART_CORTEX_A510 >> >> #define NVIDIA_CPU_PART_DENVER 0x003 >> #define NVIDIA_CPU_PART_CARMEL 0x004
diff --git a/arch/arm64/include/asm/cputype.h b/arch/arm64/include/asm/cputype.h index 683ca3af4084..a4260d3194fc 100644 --- a/arch/arm64/include/asm/cputype.h +++ b/arch/arm64/include/asm/cputype.h @@ -84,6 +84,7 @@ #define ARM_CPU_PART_CORTEX_X2 0xD48 #define ARM_CPU_PART_NEOVERSE_N2 0xD49 #define ARM_CPU_PART_CORTEX_A78C 0xD4B +#define ARM_CPU_PART_CORTEX_X1C 0xD4C #define APM_CPU_PART_POTENZA 0x000 @@ -107,9 +108,17 @@ #define QCOM_CPU_PART_KRYO 0x200 #define QCOM_CPU_PART_KRYO_2XX_GOLD 0x800 #define QCOM_CPU_PART_KRYO_2XX_SILVER 0x801 +#define QCOM_CPU_PART_KRYO_3XX_GOLD 0x802 #define QCOM_CPU_PART_KRYO_3XX_SILVER 0x803 #define QCOM_CPU_PART_KRYO_4XX_GOLD 0x804 #define QCOM_CPU_PART_KRYO_4XX_SILVER 0x805 +#define QCOM_CPU_PART_KRYO_5XX_GOLD ARM_CPU_PART_CORTEX_A77 +#define QCOM_CPU_PART_KRYO_6XX_GOLD ARM_CPU_PART_CORTEX_A78 +#define QCOM_CPU_PART_KRYO_6XX_GOLDPLUS ARM_CPU_PART_CORTEX_X1 +#define QCOM_CPU_PART_KRYO_6XX_SILVER_V1 ARM_CPU_PART_CORTEX_A55 +#define QCOM_CPU_PART_KRYO_7XX_GOLD ARM_CPU_PART_CORTEX_A710 +#define QCOM_CPU_PART_KRYO_7XX_GOLDPLUS ARM_CPU_PART_CORTEX_X2 +#define QCOM_CPU_PART_KRYO_7XX_SILVER ARM_CPU_PART_CORTEX_A510 #define NVIDIA_CPU_PART_DENVER 0x003 #define NVIDIA_CPU_PART_CARMEL 0x004