From patchwork Fri Jan 27 06:39:31 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Randy Dunlap X-Patchwork-Id: 49084 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:adf:eb09:0:0:0:0:0 with SMTP id s9csp685098wrn; Thu, 26 Jan 2023 22:42:29 -0800 (PST) X-Google-Smtp-Source: AMrXdXutGFaGHsRHhslqDUWathrwu9gHD+Vw4nHUf7K8DXPQhlbwI8HTSR7N9p1BNknTnAh0Fb8A X-Received: by 2002:a05:6402:4d5:b0:49d:a60f:7827 with SMTP id n21-20020a05640204d500b0049da60f7827mr43456430edw.6.1674801749385; Thu, 26 Jan 2023 22:42:29 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1674801749; cv=none; d=google.com; s=arc-20160816; b=JrYOdkKpttDpx+eu/D/xk3xb+hi6ZQVn9C3QH2sGvUiHTz5xjD2LMqL8QAob3CGLrY CAPq8wJG3uy4rd1scVmNm3Owr983AHpUm+T1+hu7VgG6xb64AJqv5Dog4Li/h+sUIvi4 2kyb2PiGH/ak0plX7AkSVcHKf5+Ih0DzUGIelGXuHICeSugkf0BYxat+3UK44dTTFkzp EC2GglRwUVNWqI1IPwiD57MdqLob25rPOBQDFWckosuxmwHf5jiWdGIbtZEyR64KScZp D7zPFJ2hF7UiQqssoDwP3IBmyWLzfopGC3CkEJnsbPKhiRQoL3VNL373kpJ2llv5N/fE zEsA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=qEGKEwz0HpIWHLFDYjhBQ2KIz4hwlHvvYjMTHF+VdSA=; b=AWCDTbSyEyuH8ObLTN2T19Kd1BEeL6FYn/y8C962Uum23GsanyZeE7f4FXfzOL7UxK 5Yy+Oeabvl2YaM8vafImcIHj+r8w9lFJPmTxpd3cX1JWMqYRJZkGmzXwvgI2y+4iaW6S cxYdFqVWuPNiU7IrypHDzL9jAec1O9CQy9nzOXePGvb59Y0L8wRneWziuWzFAWVlNFEM YA+Kus/Sa/ma4rtkzFZ7/s6gO99jNsAMN21bB1FBBqK/Y1FRI2YpIX9rfN7c6FrogOqj rOcE5hT4Gn60iRxota9E+9yIKVPUmSeWQXZEdXFcseyI5oUGV36Lly9QXMDAkVA1N4qT pgzg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@infradead.org header.s=bombadil.20210309 header.b=PvxFRIAb; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id v7-20020a056402174700b0048d5b18b00asi2751821edx.130.2023.01.26.22.42.00; Thu, 26 Jan 2023 22:42:29 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@infradead.org header.s=bombadil.20210309 header.b=PvxFRIAb; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S229550AbjA0Gkb (ORCPT + 99 others); Fri, 27 Jan 2023 01:40:31 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:39078 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S231784AbjA0GkR (ORCPT ); Fri, 27 Jan 2023 01:40:17 -0500 Received: from bombadil.infradead.org (bombadil.infradead.org [IPv6:2607:7c80:54:3::133]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id DDDBA69509; Thu, 26 Jan 2023 22:40:12 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=infradead.org; s=bombadil.20210309; h=Content-Transfer-Encoding: MIME-Version:References:In-Reply-To:Message-Id:Date:Subject:Cc:To:From:Sender :Reply-To:Content-Type:Content-ID:Content-Description; bh=qEGKEwz0HpIWHLFDYjhBQ2KIz4hwlHvvYjMTHF+VdSA=; b=PvxFRIAbkLpgBu3cGSm83XF3D8 4o+PnEGPm1hEYOJR5cIq3IOED7mr0KzbiH5JVLpwVbrbkT8y4em1foIcAXxvJntPy5n7mOYiugpkh wL9G8FsIWUFxBLliFm8hdNqacdvgDFUhQo86HwSD0n4YSDQk0AdmT4eRsmUHc5F7+RdGDSjdmD21g 3xnXUxHUjlD983bY/hff87ZCSIfyVqG8qSwkLQVhlKxpHcxhXg4L23r/PvoBgeIhD6GWK1rT/RkhT LHrcxQ19eLYn3G0WI6sEN5b2Lx2tW+0nyxguYUuug+BKMifWsEkmVpW1v9VubHT+r4fVebOW/re5N GVrYJElA==; Received: from [2601:1c2:d80:3110::9307] (helo=bombadil.infradead.org) by bombadil.infradead.org with esmtpsa (Exim 4.94.2 #2 (Red Hat Linux)) id 1pLIPC-00DM0u-6P; Fri, 27 Jan 2023 06:40:10 +0000 From: Randy Dunlap To: linux-kernel@vger.kernel.org Cc: Randy Dunlap , Russell King , linux-arm-kernel@lists.infradead.org, Jonathan Corbet , linux-doc@vger.kernel.org Subject: [PATCH 02/35] Documentation: arm: correct spelling Date: Thu, 26 Jan 2023 22:39:31 -0800 Message-Id: <20230127064005.1558-2-rdunlap@infradead.org> X-Mailer: git-send-email 2.39.1 In-Reply-To: <20230127064005.1558-1-rdunlap@infradead.org> References: <20230127064005.1558-1-rdunlap@infradead.org> MIME-Version: 1.0 X-Spam-Status: No, score=-4.4 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_MED,SPF_HELO_NONE, SPF_NONE autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1756156919092237774?= X-GMAIL-MSGID: =?utf-8?q?1756156919092237774?= Correct spelling problems for Documentation/arm/ as reported by codespell. Signed-off-by: Randy Dunlap Cc: Russell King Cc: linux-arm-kernel@lists.infradead.org Cc: Jonathan Corbet Cc: linux-doc@vger.kernel.org Reviewed-by: Mukesh Ojha --- Documentation/arm/arm.rst | 2 +- Documentation/arm/ixp4xx.rst | 4 ++-- Documentation/arm/keystone/knav-qmss.rst | 2 +- Documentation/arm/stm32/stm32-dma-mdma-chaining.rst | 6 +++--- Documentation/arm/sunxi/clocks.rst | 2 +- Documentation/arm/swp_emulation.rst | 2 +- Documentation/arm/tcm.rst | 2 +- Documentation/arm/vlocks.rst | 2 +- 8 files changed, 11 insertions(+), 11 deletions(-) diff -- a/Documentation/arm/ixp4xx.rst b/Documentation/arm/ixp4xx.rst --- a/Documentation/arm/ixp4xx.rst +++ b/Documentation/arm/ixp4xx.rst @@ -78,9 +78,9 @@ IXP4xx provides two methods of accessing 1) A direct mapped window from 0x48000000 to 0x4bffffff (64MB). To access PCI via this space, we simply ioremap() the BAR into the kernel and we can use the standard read[bwl]/write[bwl] - macros. This is the preffered method due to speed but it + macros. This is the preferred method due to speed but it limits the system to just 64MB of PCI memory. This can be - problamatic if using video cards and other memory-heavy devices. + problematic if using video cards and other memory-heavy devices. 2) If > 64MB of memory space is required, the IXP4xx can be configured to use indirect registers to access PCI This allows diff -- a/Documentation/arm/swp_emulation.rst b/Documentation/arm/swp_emulation.rst --- a/Documentation/arm/swp_emulation.rst +++ b/Documentation/arm/swp_emulation.rst @@ -1,7 +1,7 @@ Software emulation of deprecated SWP instruction (CONFIG_SWP_EMULATE) --------------------------------------------------------------------- -ARMv6 architecture deprecates use of the SWP/SWPB instructions, and recommeds +ARMv6 architecture deprecates use of the SWP/SWPB instructions, and recommends moving to the load-locked/store-conditional instructions LDREX and STREX. ARMv7 multiprocessing extensions introduce the ability to disable these diff -- a/Documentation/arm/tcm.rst b/Documentation/arm/tcm.rst --- a/Documentation/arm/tcm.rst +++ b/Documentation/arm/tcm.rst @@ -71,7 +71,7 @@ in . Using this interface it - Have the remaining TCM RAM added to a special allocation pool with gen_pool_create() and gen_pool_add() - and provice tcm_alloc() and tcm_free() for this + and provide tcm_alloc() and tcm_free() for this memory. Such a heap is great for things like saving device state when shutting off device power domains. diff -- a/Documentation/arm/stm32/stm32-dma-mdma-chaining.rst b/Documentation/arm/stm32/stm32-dma-mdma-chaining.rst --- a/Documentation/arm/stm32/stm32-dma-mdma-chaining.rst +++ b/Documentation/arm/stm32/stm32-dma-mdma-chaining.rst @@ -359,7 +359,7 @@ Driver updates for STM32 DMA-MDMA chaini descriptor you want a callback to be called at the end of the transfer (dmaengine_prep_slave_sg()) or the period (dmaengine_prep_dma_cyclic()). Depending on the direction, set the callback on the descriptor that finishes - the overal transfer: + the overall transfer: * DMA_DEV_TO_MEM: set the callback on the "MDMA" descriptor * DMA_MEM_TO_DEV: set the callback on the "DMA" descriptor @@ -371,7 +371,7 @@ Driver updates for STM32 DMA-MDMA chaini As STM32 MDMA channel transfer is triggered by STM32 DMA, you must issue STM32 MDMA channel before STM32 DMA channel. - If any, your callback will be called to warn you about the end of the overal + If any, your callback will be called to warn you about the end of the overall transfer or the period completion. Don't forget to terminate both channels. STM32 DMA channel is configured in @@ -412,4 +412,4 @@ Resources :Authors: -- Amelie Delaunay \ No newline at end of file +- Amelie Delaunay diff -- a/Documentation/arm/arm.rst b/Documentation/arm/arm.rst --- a/Documentation/arm/arm.rst +++ b/Documentation/arm/arm.rst @@ -141,7 +141,7 @@ ST506 hard drives `*configure` harddrive set to 2). I've got an internal 20MB and a great big external 5.25" FH 64MB drive (who could ever want more :-) ). - I've just got 240K/s off it (a dd with bs=128k); thats about half of what + I've just got 240K/s off it (a dd with bs=128k); that's about half of what RiscOS gets; but it's a heck of a lot better than the 50K/s I was getting last week :-) diff -- a/Documentation/arm/keystone/knav-qmss.rst b/Documentation/arm/keystone/knav-qmss.rst --- a/Documentation/arm/keystone/knav-qmss.rst +++ b/Documentation/arm/keystone/knav-qmss.rst @@ -39,7 +39,7 @@ CPPI/QMSS Low Level Driver document (doc git://git.ti.com/keystone-rtos/qmss-lld.git -k2_qmss_pdsp_acc48_k2_le_1_0_0_9.bin firmware supports upto 48 accumulator +k2_qmss_pdsp_acc48_k2_le_1_0_0_9.bin firmware supports up to 48 accumulator channels. This firmware is available under ti-keystone folder of firmware.git at diff -- a/Documentation/arm/sunxi/clocks.rst b/Documentation/arm/sunxi/clocks.rst --- a/Documentation/arm/sunxi/clocks.rst +++ b/Documentation/arm/sunxi/clocks.rst @@ -5,7 +5,7 @@ Frequently asked questions about the sun This document contains useful bits of information that people tend to ask about the sunxi clock system, as well as accompanying ASCII art when adequate. -Q: Why is the main 24MHz oscillator gatable? Wouldn't that break the +Q: Why is the main 24MHz oscillator gateable? Wouldn't that break the system? A: The 24MHz oscillator allows gating to save power. Indeed, if gated diff -- a/Documentation/arm/vlocks.rst b/Documentation/arm/vlocks.rst --- a/Documentation/arm/vlocks.rst +++ b/Documentation/arm/vlocks.rst @@ -155,7 +155,7 @@ the basic algorithm: optimisation. If there are too many CPUs to read the currently_voting array in - one transaction then multiple transations are still required. The + one transaction then multiple transactions are still required. The implementation uses a simple loop of word-sized loads for this case. The number of transactions is still fewer than would be required if bytes were loaded individually.