From patchwork Thu Jan 12 11:02:05 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Durai Manickam KR X-Patchwork-Id: 42376 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a5d:4e01:0:0:0:0:0 with SMTP id p1csp3825240wrt; Thu, 12 Jan 2023 03:23:43 -0800 (PST) X-Google-Smtp-Source: AMrXdXs/++Gd2+/BQgV611BRoWpdNElTciQPhw6wIsTaqlQpl8lh4dPFmBloLLkEHRD61LXe26Pg X-Received: by 2002:a05:6a20:28a1:b0:9d:efbe:207c with SMTP id q33-20020a056a2028a100b0009defbe207cmr6349922pzf.50.1673522623545; Thu, 12 Jan 2023 03:23:43 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1673522623; cv=none; d=google.com; s=arc-20160816; b=EcSa8Ym3yBaEhNSMEDdi+bItJBI3MBssWlwQfEp/OlKtVcLL9c41JMIQthuN/B7ypU EnWjZBVAT/tIEy003z+dPg0hNKimcQfxyU1FKD7CLiCdIAFa+WV5sbLCYRSSvLQZ5BWW lN/KiJcDThk4hOm/13gzJLjFlDO4XxfVFt5vc/xjP11ZTeR3rqmaRiwGbtBk3YSmbf7a ScJ0D+baD385Pw8dZf9o6ejnkhgGIU6tMMNtnXLT7aE6WsZW6W5+mqFs2XeWx46yW4Nf oOuk2/N5jb/JHKZSTMCoTzV5EJVILkw9T81QnE1b7rUM8IKtCROSJx4vHuhuhUeJwslS Hh4A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=phzySnxmThUPoNo6knDVMCBpNUCZTsWTL7/jlstZsf4=; b=DDiPdHRszHIkSNCa/C/J/fCS/te94b6U0ADo9ZyFYuxF2j4WVabfPm6wt/Z3Y/REty OI/xxjMntqyoAT0DhIcHK1MYfLLKdaGEP0JihxR9s0OOEtCkU/gwxO9LTjqy0TMIHxt2 ArP/7LMEHSUAZ9zSgAPPbC/A7mO/q+9T3TxYNXI7pLZFMeP/DlAL/BnrBouAa+mlZUOq I951N5tEQrNZB0MexJtd3LQHZkKLOsHGCjWBSpWgUZLcykBaYfDraCIAbeHGG+HHdNVx CzW6VQvqR1WLJkRL++QEAWAgccHSa3S5REfC/X6MGzuJpLmyaCwncnI4UUrdI3FW9vKN hzHg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@microchip.com header.s=mchp header.b="AZm/bmkJ"; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=microchip.com Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id x190-20020a6386c7000000b0048219b9cbbbsi9690312pgd.281.2023.01.12.03.23.30; Thu, 12 Jan 2023 03:23:43 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@microchip.com header.s=mchp header.b="AZm/bmkJ"; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=microchip.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S229835AbjALLMk (ORCPT + 99 others); Thu, 12 Jan 2023 06:12:40 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:34418 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S234574AbjALLLc (ORCPT ); Thu, 12 Jan 2023 06:11:32 -0500 Received: from esa.microchip.iphmx.com (esa.microchip.iphmx.com [68.232.154.123]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 3F9E354D93; Thu, 12 Jan 2023 03:03:34 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=microchip.com; i=@microchip.com; q=dns/txt; s=mchp; t=1673521414; x=1705057414; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=7gEu6I36i1hzbcgZIGRY2LYU3oYqD4nh5FMSzlezAh8=; b=AZm/bmkJeVY1ZdkI79OEi1FCK/exWSqfaTx1vvoo0+BfI7yFGroPg2Jl 9xeZanJMLi4PrDIPR4eZ1/rL1X69eFC38HWboRGqgI8/h+YSR95yo6dVo BBa/Afr4wk65o7IBxJ+EIVD7l22XCPQLUlWJ/Wq46HMm1mak0Mh9DMJt8 OneeIDFnuu6UH9Z4jd13Y+is5ZsoOUAQQ1riWVN7idejRBGDCj+uD+0c4 imL/nGREfStsp2+0epkzSXPA41EvFzNhtjdpJQ+NL2DsPOlfehqgx6css 48NQdzGZ2wLZ+039OIg4sBniJgQhEqHQDPa5LJTkiyP7MgBk3MSbfQHlF g==; X-IronPort-AV: E=Sophos;i="5.96,319,1665471600"; d="scan'208";a="195432661" Received: from unknown (HELO email.microchip.com) ([170.129.1.10]) by esa2.microchip.iphmx.com with ESMTP/TLS/AES256-SHA256; 12 Jan 2023 04:03:33 -0700 Received: from chn-vm-ex03.mchp-main.com (10.10.85.151) by chn-vm-ex03.mchp-main.com (10.10.85.151) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.16; Thu, 12 Jan 2023 04:03:32 -0700 Received: from che-lt-i66125lx.microchip.com (10.10.115.15) by chn-vm-ex03.mchp-main.com (10.10.85.151) with Microsoft SMTP Server id 15.1.2507.16 via Frontend Transport; Thu, 12 Jan 2023 04:03:24 -0700 From: Durai Manickam KR To: , , , , , , , , , , , , , , , , , , , , , , , , CC: Durai Manickam KR Subject: [PATCH v4 5/8] ARM: dts: at91: sam9x60: Add DMA bindings for the flexcom nodes Date: Thu, 12 Jan 2023 16:32:05 +0530 Message-ID: <20230112110208.97946-6-durai.manickamkr@microchip.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20230112110208.97946-1-durai.manickamkr@microchip.com> References: <20230112110208.97946-1-durai.manickamkr@microchip.com> MIME-Version: 1.0 X-Spam-Status: No, score=-4.4 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_MED, RCVD_IN_MSPIKE_H2,SPF_HELO_PASS,SPF_PASS autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1754815658873021931?= X-GMAIL-MSGID: =?utf-8?q?1754815658873021931?= From: Manikandan Muralidharan Add dma bindings for flexcom nodes in the soc dtsi file. Users those who don't wish to use the DMA function for their flexcom functions can overwrite the dma bindings in the board device tree file. Signed-off-by: Manikandan Muralidharan [durai.manickamkr@microchip.com: fixed code indentation and updated commit log] Signed-off-by: Durai Manickam KR Reviewed-by: Claudiu Beznea --- arch/arm/boot/dts/at91-sam9x60ek.dts | 3 +++ arch/arm/boot/dts/sam9x60.dtsi | 27 +++++++++++++++++++++++++++ 2 files changed, 30 insertions(+) diff --git a/arch/arm/boot/dts/at91-sam9x60ek.dts b/arch/arm/boot/dts/at91-sam9x60ek.dts index 6b6391d5041e..180e4b1aa2f6 100644 --- a/arch/arm/boot/dts/at91-sam9x60ek.dts +++ b/arch/arm/boot/dts/at91-sam9x60ek.dts @@ -209,6 +209,7 @@ &flx0 { i2c0: i2c@600 { #address-cells = <1>; #size-cells = <0>; + dmas = <0>, <0>; pinctrl-names = "default"; pinctrl-0 = <&pinctrl_flx0_default>; i2c-analog-filter; @@ -230,6 +231,7 @@ &flx4 { status = "disabled"; spi4: spi@400 { + dmas = <0>, <0>; pinctrl-names = "default"; pinctrl-0 = <&pinctrl_flx4_default>; status = "disabled"; @@ -254,6 +256,7 @@ &flx6 { i2c6: i2c@600 { #address-cells = <1>; #size-cells = <0>; + dmas = <0>, <0>; pinctrl-names = "default"; pinctrl-0 = <&pinctrl_flx6_default>; i2c-analog-filter; diff --git a/arch/arm/boot/dts/sam9x60.dtsi b/arch/arm/boot/dts/sam9x60.dtsi index fbdde3ab1086..8f44854dd8fa 100644 --- a/arch/arm/boot/dts/sam9x60.dtsi +++ b/arch/arm/boot/dts/sam9x60.dtsi @@ -177,6 +177,15 @@ spi4: spi@400 { interrupts = <13 IRQ_TYPE_LEVEL_HIGH 7>; clocks = <&pmc PMC_TYPE_PERIPHERAL 13>; clock-names = "spi_clk"; + dmas = <&dma0 + (AT91_XDMAC_DT_MEM_IF(0) | + AT91_XDMAC_DT_PER_IF(1) | + AT91_XDMAC_DT_PERID(8))>, + <&dma0 + (AT91_XDMAC_DT_MEM_IF(0) | + AT91_XDMAC_DT_PER_IF(1) | + AT91_XDMAC_DT_PERID(9))>; + dma-names = "tx", "rx"; atmel,fifo-size = <16>; status = "disabled"; }; @@ -417,6 +426,15 @@ i2c6: i2c@600 { reg = <0x600 0x200>; interrupts = <9 IRQ_TYPE_LEVEL_HIGH 7>; clocks = <&pmc PMC_TYPE_PERIPHERAL 9>; + dmas = <&dma0 + (AT91_XDMAC_DT_MEM_IF(0) | + AT91_XDMAC_DT_PER_IF(1) | + AT91_XDMAC_DT_PERID(12))>, + <&dma0 + (AT91_XDMAC_DT_MEM_IF(0) | + AT91_XDMAC_DT_PER_IF(1) | + AT91_XDMAC_DT_PERID(13))>; + dma-names = "tx", "rx"; atmel,fifo-size = <16>; status = "disabled"; }; @@ -456,6 +474,15 @@ i2c0: i2c@600 { reg = <0x600 0x200>; interrupts = <5 IRQ_TYPE_LEVEL_HIGH 7>; clocks = <&pmc PMC_TYPE_PERIPHERAL 5>; + dmas = <&dma0 + (AT91_XDMAC_DT_MEM_IF(0) | + AT91_XDMAC_DT_PER_IF(1) | + AT91_XDMAC_DT_PERID(0))>, + <&dma0 + (AT91_XDMAC_DT_MEM_IF(0) | + AT91_XDMAC_DT_PER_IF(1) | + AT91_XDMAC_DT_PERID(1))>; + dma-names = "tx", "rx"; atmel,fifo-size = <16>; status = "disabled"; };