From patchwork Mon Jan 9 15:57:59 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Sebastian Reichel X-Patchwork-Id: 40962 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a5d:4e01:0:0:0:0:0 with SMTP id p1csp2252150wrt; Mon, 9 Jan 2023 08:32:42 -0800 (PST) X-Google-Smtp-Source: AMrXdXsTk6ychM8vZDGNjEjy5p5ZfOYkBPyA9WPRonUeII+5kSZIXjTNTWdSbFgLrUp20moZUXgT X-Received: by 2002:a17:902:ccc4:b0:186:e434:6265 with SMTP id z4-20020a170902ccc400b00186e4346265mr78651659ple.2.1673281962564; Mon, 09 Jan 2023 08:32:42 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1673281962; cv=none; d=google.com; s=arc-20160816; b=q0BI+Gzd7aC39fehiJ0/g6eJIwwbHRopJxY+Q0h8tq/TMzKC83Yykf4eLRn0BMOSM6 oXTpvkxmUpEGvipL8qVE9L7KG9ReifmqO/AEClTIPh4CSYhAzCksr3WkltamyM32S7qW cDMYmviUI53EALFEDfWbcRO0mNUBIc/VBk1VFKa2FY6b78sEApQ0GgeUxHRez2AAUM4E Ns6qTMN0EL2N/Mx+l1JWR5axsecBiE1aNfO8Q9ZsJY34le6Ok1oDPWPkni8u5Tqe0shU neWrp3DjEBGzxKU6SlpR8lWRdLJs64UBfHCK2tZgb8ELOO3IVPZcLijBxtYgS3ELcOuU 6v9w== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=auWOWUzT0rZRF+t271A+T+jZaJqx7b+QbuB1j+zya84=; b=ybr128nQqF2a14bjKI6C+WCRT2S/sqzhiAxWyOeSKxQA30Z6LmDzDfVGZuuV+MyS3B lzwo86L1DLMYzB5F8keh4vy7hjrEqZA3efAvH7MYwA6yAkxaT6Hu/Yrmzh7oDuJpzWci SJCc9GDeEftnVpVhQX53Dgn6TPYZ9/p/Xa8UunoP2RCGlRFpNtA7amx8LslO6PjnDO5V sVMvE0y1fSxVmvmDj0dm7xPS7iKxYU62MGnbHyJZ0CFjDXAVwQDNhXdOr5yVmSjsNuay 1Kdd3RvkjHtaXbD53agWutk7rG8kS7u2nEbkyC8NMPYSa7kmT+d89/BR1U8uJr7dgVtr QJ1A== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@collabora.com header.s=mail header.b=Fp7PtyC1; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=collabora.com Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id w2-20020a631602000000b0049dca1e83a3si9481479pgl.129.2023.01.09.08.32.30; Mon, 09 Jan 2023 08:32:42 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@collabora.com header.s=mail header.b=Fp7PtyC1; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=collabora.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S237133AbjAIP62 (ORCPT + 99 others); Mon, 9 Jan 2023 10:58:28 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:38628 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S235107AbjAIP6K (ORCPT ); Mon, 9 Jan 2023 10:58:10 -0500 Received: from madras.collabora.co.uk (madras.collabora.co.uk [IPv6:2a00:1098:0:82:1000:25:2eeb:e5ab]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 75E0536317; Mon, 9 Jan 2023 07:58:09 -0800 (PST) Received: from jupiter.universe (dyndsl-037-138-188-006.ewe-ip-backbone.de [37.138.188.6]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature RSA-PSS (4096 bits)) (No client certificate requested) (Authenticated sender: sre) by madras.collabora.co.uk (Postfix) with ESMTPSA id 40C106602D72; Mon, 9 Jan 2023 15:58:08 +0000 (GMT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=collabora.com; s=mail; t=1673279888; bh=IwWRTRDzVqFUQkH7y8sMvxeL9xHcOboe01mHkQN4Drw=; h=From:To:Cc:Subject:Date:In-Reply-To:References:From; b=Fp7PtyC1m5yAvxNrjApvfVe0/gEQw6fwdgqhE5eBDMCzWbs3jpAy0CKqjpFexj6sg jGuwQaDc4MX9/6a0xN2KOl+DOSukFcls0bJvPy+f8hRECTPImRkJj4Mj1MPFnIxhiX YosZ1D4I3SEnNJv2bAsa/4zGBEeWU4aDGeCVfBiVSYDZS9hNAktycBSN19evLXwkuO amjRHoB0KlKXPNTmvypvHdnD9eYdCt1YCWoaM8zdB8InYbf9uzbvii9ET7Pf26orDx UXV2ETqb1z/yKCCFV/LXVLmD2X68dqxEnlPZIpWWM/ZMdaZc33EGoTsj6yMPfMfdfO 0dqQjP5xEf3Dw== Received: by jupiter.universe (Postfix, from userid 1000) id 8B42448011D; Mon, 9 Jan 2023 16:58:03 +0100 (CET) From: Sebastian Reichel To: Heiko Stuebner Cc: Rob Herring , Krzysztof Kozlowski , Marc Zyngier , Jagan Teki , Linus Walleij , Christopher Obbard , Benjamin Gaignard , linux-rockchip@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Kever Yang , kernel@collabora.com, Michael Riesch , Sebastian Reichel Subject: [PATCHv8 5/7] arm64: dts: rockchip: Add rk3588-evb1 board Date: Mon, 9 Jan 2023 16:57:59 +0100 Message-Id: <20230109155801.51642-6-sebastian.reichel@collabora.com> X-Mailer: git-send-email 2.39.0 In-Reply-To: <20230109155801.51642-1-sebastian.reichel@collabora.com> References: <20230109155801.51642-1-sebastian.reichel@collabora.com> MIME-Version: 1.0 X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,SPF_HELO_NONE,SPF_PASS autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1754563307115426177?= X-GMAIL-MSGID: =?utf-8?q?1754563307115426177?= From: Kever Yang Add board file for the RK3588 evaluation board. While the hardware offers plenty of peripherals and connectivity this basic implementation just handles things required to successfully boot Linux from eMMC, connect via UART or Ethernet. Signed-off-by: Kever Yang [rebase, update commit message, use EVB1 for SoC bringup] Reviewed-by: Michael Riesch Signed-off-by: Sebastian Reichel Reviewed-by: Jagan Teki --- arch/arm64/boot/dts/rockchip/Makefile | 1 + .../boot/dts/rockchip/rk3588-evb1-v10.dts | 129 ++++++++++++++++++ 2 files changed, 130 insertions(+) create mode 100644 arch/arm64/boot/dts/rockchip/rk3588-evb1-v10.dts diff --git a/arch/arm64/boot/dts/rockchip/Makefile b/arch/arm64/boot/dts/rockchip/Makefile index 0a76a2ebb5f6..7452c4b8cbe6 100644 --- a/arch/arm64/boot/dts/rockchip/Makefile +++ b/arch/arm64/boot/dts/rockchip/Makefile @@ -82,3 +82,4 @@ dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3568-bpi-r2-pro.dtb dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3568-evb1-v10.dtb dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3568-odroid-m1.dtb dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3568-rock-3a.dtb +dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3588-evb1-v10.dtb diff --git a/arch/arm64/boot/dts/rockchip/rk3588-evb1-v10.dts b/arch/arm64/boot/dts/rockchip/rk3588-evb1-v10.dts new file mode 100644 index 000000000000..b91af0204dbe --- /dev/null +++ b/arch/arm64/boot/dts/rockchip/rk3588-evb1-v10.dts @@ -0,0 +1,129 @@ +// SPDX-License-Identifier: (GPL-2.0+ OR MIT) +/* + * Copyright (c) 2021 Rockchip Electronics Co., Ltd. + * + */ + +/dts-v1/; + +#include +#include +#include "rk3588.dtsi" + +/ { + model = "Rockchip RK3588 EVB1 V10 Board"; + compatible = "rockchip,rk3588-evb1-v10", "rockchip,rk3588"; + + aliases { + mmc0 = &sdhci; + serial2 = &uart2; + }; + + chosen { + stdout-path = "serial2:1500000n8"; + }; + + backlight: backlight { + compatible = "pwm-backlight"; + power-supply = <&vcc12v_dcin>; + pwms = <&pwm2 0 25000 0>; + }; + + vcc12v_dcin: vcc12v-dcin-regulator { + compatible = "regulator-fixed"; + regulator-name = "vcc12v_dcin"; + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt = <12000000>; + regulator-max-microvolt = <12000000>; + }; + + vcc5v0_sys: vcc5v0-sys-regulator { + compatible = "regulator-fixed"; + regulator-name = "vcc5v0_sys"; + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt = <5000000>; + regulator-max-microvolt = <5000000>; + vin-supply = <&vcc12v_dcin>; + }; +}; + +&gmac0 { + clock_in_out = "output"; + phy-handle = <&rgmii_phy>; + phy-mode = "rgmii-rxid"; + pinctrl-0 = <&gmac0_miim + &gmac0_tx_bus2 + &gmac0_rx_bus2 + &gmac0_rgmii_clk + &gmac0_rgmii_bus>; + pinctrl-names = "default"; + rx_delay = <0x00>; + tx_delay = <0x43>; + status = "okay"; +}; + +&i2c2 { + status = "okay"; + + hym8563: rtc@51 { + compatible = "haoyu,hym8563"; + reg = <0x51>; + #clock-cells = <0>; + clock-output-names = "hym8563"; + pinctrl-names = "default"; + pinctrl-0 = <&hym8563_int>; + interrupt-parent = <&gpio0>; + interrupts = ; + wakeup-source; + }; +}; + +&mdio0 { + rgmii_phy: ethernet-phy@1 { + /* RTL8211F */ + compatible = "ethernet-phy-id001c.c916"; + reg = <0x1>; + pinctrl-names = "default"; + pinctrl-0 = <&rtl8211f_rst>; + reset-assert-us = <20000>; + reset-deassert-us = <100000>; + reset-gpios = <&gpio4 RK_PB3 GPIO_ACTIVE_LOW>; + }; +}; + +&pinctrl { + rtl8211f { + rtl8211f_rst: rtl8211f-rst { + rockchip,pins = <4 RK_PB3 RK_FUNC_GPIO &pcfg_pull_none>; + }; + + }; + + hym8563 { + hym8563_int: hym8563-int { + rockchip,pins = <0 RK_PD4 RK_FUNC_GPIO &pcfg_pull_up>; + }; + }; +}; + +&pwm2 { + status = "okay"; +}; + +&sdhci { + bus-width = <8>; + no-sdio; + no-sd; + non-removable; + max-frequency = <200000000>; + mmc-hs400-1_8v; + mmc-hs400-enhanced-strobe; + status = "okay"; +}; + +&uart2 { + pinctrl-0 = <&uart2m0_xfer>; + status = "okay"; +};