Message ID | 20230103150419.3923421-2-bhupesh.sharma@linaro.org |
---|---|
State | New |
Headers |
Return-Path: <linux-kernel-owner@vger.kernel.org> Delivered-To: ouuuleilei@gmail.com Received: by 2002:a5d:4e01:0:0:0:0:0 with SMTP id p1csp4667767wrt; Tue, 3 Jan 2023 07:09:09 -0800 (PST) X-Google-Smtp-Source: AMrXdXuObeWoMLNe4zl6LjkKHPKRplVYnN9Xkhwu/yXSRBjJO2Uif06TFDtF7JB8n4uzzOWJTdar X-Received: by 2002:a17:902:ee55:b0:192:dbc3:6b79 with SMTP id 21-20020a170902ee5500b00192dbc36b79mr3043153plo.12.1672758549446; Tue, 03 Jan 2023 07:09:09 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1672758549; cv=none; d=google.com; s=arc-20160816; b=vJo0bup+CdKE/a+6SnpAJ4l4FmQCRQIaz2SDawNgSyweHFk0QntlWkV8MC0L6o71tP wiDeet64QvlUYAF+zGA+uKjog4crQ5nogmFdx4f+IgjypNrt3XH/hwgv9CnZtGFy2tUj WQUrwr0CGyZO84jKbyX+4V1AGLgYkVxM1r3Ez/WWgeDsXAuQIqu9eBxvm5+KKy3tLzkC e7eRuzEa5aegrQBCY5MmQz5akctIQfPV/6iwPC0TmjCVWmYXKS9WkCmi4SzqzpWDzPvg tXIOdFIXRg829KKIaLL6id1kOkwhqMFznojYBLbVp096MVEsUOoIbKRuiGzS/U0XYxPW QQUg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=03EcVfcgn594UPANtn877VRHUEcrNy316gwc2wdWerc=; b=cuhpPl1y/QN0Al9vF5afQfVgsmqps5cFQhSMu8DNStZLthpbaJ1Qr2pRbXPzHUeuG3 bd6rXto/rsVDhKg+1c/y8ehCpU38cjNXRPLZlnI81Xp7DBqgoUJ+Ncdmmt1IrHS2dPDd ehJlE+c+SxjyVXtFMOALSRf+YlkZT7dp6sf2biPn7v/B8hlquVV+ZVcg9BXp814WBGOk IiMSd884VDBbeyCwp8KjFMukzGuE5tNXavKL/w7Gj0oQSuFxRbRyEgA52D/U+4+4Yul3 bO1bmIbFDruwFwy3Apc1og5rPm4ngpAry4MY4YzRkS+3zssS9UGLE8ZF30rxueHWhDDl fUpw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=tAwja7qo; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id s15-20020a170902ea0f00b00190fb8f9e0bsi9630398plg.490.2023.01.03.07.08.56; Tue, 03 Jan 2023 07:09:09 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=tAwja7qo; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S237903AbjACPFC (ORCPT <rfc822;tmhikaru@gmail.com> + 99 others); Tue, 3 Jan 2023 10:05:02 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:40122 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S237628AbjACPEq (ORCPT <rfc822;linux-kernel@vger.kernel.org>); Tue, 3 Jan 2023 10:04:46 -0500 Received: from mail-pl1-x633.google.com (mail-pl1-x633.google.com [IPv6:2607:f8b0:4864:20::633]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 481DB11A11 for <linux-kernel@vger.kernel.org>; Tue, 3 Jan 2023 07:04:45 -0800 (PST) Received: by mail-pl1-x633.google.com with SMTP id b2so32830830pld.7 for <linux-kernel@vger.kernel.org>; Tue, 03 Jan 2023 07:04:45 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=03EcVfcgn594UPANtn877VRHUEcrNy316gwc2wdWerc=; b=tAwja7qo6FA2QF9L8ZZa7e1lkzKJIkHyamwXHR8tc68vLGODBiKjEwpCCvC3tVNHto GJ25c8hpVSOWLPbOOef61/cw7aE7hz4j2AS/p07Xr9ZabWXVpPx6SMVrZm7VIqp4AnR1 ZR+oSg5R22/Q7d1APEIpAhzuwtEFPtFGajKBXLK4BJGmVDSTprTOk8rh+LigIGcwhnHp GJSUHSv0l4LndZ1lXBm1zGKaEcCxOp9n3JC3tBiEWGt3BdyTl1wQekbWmH3CGnIBbFQg 66lXT7/e7JpToyvPe/SqolNVQ5+Z9jdllB+XTXg5KVxqkXLYjIeMIGf+ii9e54kqDwgT O6Kg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=03EcVfcgn594UPANtn877VRHUEcrNy316gwc2wdWerc=; b=o2AdxeiSTCQwmjWinzrcmm5WqxgL5Ltjo33PqE4mbEsmgDqHwGotRpFwbPvjgk+4mS G2D9es0293l7HFKRsQHMU+Pc1sGSApHXKV75LY4Xk/z+vKhcfcftAq9chlvt0gMa/sM4 U+pavaMlO4QdM6vbDvJ9qDLaZ7y2/FhIGoZENkZU39elVDkdTYZWADWXW8njfy8D16a0 6v2il+QonVR47JB6zAsHSsqGi0PMSiyzML/CeMlT6x8v7UPkGTLGz3GQbI8LLbxiZhPh 6hhV8h/qiVFgqoD7LLMFAOxrpNNB/MP16zgFop5y1kZl5kO7Glpn3WVpAD6CXAq07g6d /f5w== X-Gm-Message-State: AFqh2krfzBHR8qDs/d2UWIQcuJ5eN9aU/tmqpYhU8K4WmHCCMTiV1y+x XOePAwWrpKNHLofezDd689JwGA== X-Received: by 2002:a17:90b:485:b0:20d:bd5e:d54a with SMTP id bh5-20020a17090b048500b0020dbd5ed54amr46844701pjb.21.1672758284721; Tue, 03 Jan 2023 07:04:44 -0800 (PST) Received: from localhost.localdomain ([2401:4900:1c5e:e3b5:c341:16de:ce17:b857]) by smtp.gmail.com with ESMTPSA id 8-20020a17090a0f0800b0021952b5e9bcsm20952300pjy.53.2023.01.03.07.04.40 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 03 Jan 2023 07:04:44 -0800 (PST) From: Bhupesh Sharma <bhupesh.sharma@linaro.org> To: linux-arm-msm@vger.kernel.org, linux-usb@vger.kernel.org, devicetree@vger.kernel.org Cc: quic_schowdhu@quicinc.com, agross@kernel.org, andersson@kernel.org, konrad.dybcio@linaro.org, gregkh@linuxfoundation.org, linux-kernel@vger.kernel.org, bhupesh.linux@gmail.com, bhupesh.sharma@linaro.org, robh+dt@kernel.org, krzysztof.kozlowski+dt@linaro.org Subject: [PATCH v2 1/2] dt-bindings: soc: qcom: eud: Add SM6115 / SM4250 binding Date: Tue, 3 Jan 2023 20:34:18 +0530 Message-Id: <20230103150419.3923421-2-bhupesh.sharma@linaro.org> X-Mailer: git-send-email 2.38.1 In-Reply-To: <20230103150419.3923421-1-bhupesh.sharma@linaro.org> References: <20230103150419.3923421-1-bhupesh.sharma@linaro.org> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_NONE, SPF_HELO_NONE,SPF_PASS autolearn=unavailable autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: <linux-kernel.vger.kernel.org> X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1754014468630866116?= X-GMAIL-MSGID: =?utf-8?q?1754014468630866116?= |
Series |
Add Qualcomm SM6115 / SM4250 EUD dt-bindings & driver support
|
|
Commit Message
Bhupesh Sharma
Jan. 3, 2023, 3:04 p.m. UTC
Add dt-bindings for EUD found on Qualcomm SM6115 / SM4250 SoC.
On this SoC (and derivatives) the enable bit inside 'tcsr_check_reg'
needs to be set first to 'enable' the eud module.
So, update the dt-bindings to accommodate the third register
property required by the driver on these SoCs.
Cc: Souradeep Chowdhury <quic_schowdhu@quicinc.com>
Signed-off-by: Bhupesh Sharma <bhupesh.sharma@linaro.org>
---
.../devicetree/bindings/soc/qcom/qcom,eud.yaml | 10 ++++++++++
1 file changed, 10 insertions(+)
Comments
On 03/01/2023 16:04, Bhupesh Sharma wrote: > Add dt-bindings for EUD found on Qualcomm SM6115 / SM4250 SoC. > > On this SoC (and derivatives) the enable bit inside 'tcsr_check_reg' > needs to be set first to 'enable' the eud module. > Subject: drop second, redundant "binding". > So, update the dt-bindings to accommodate the third register > property required by the driver on these SoCs. > > Cc: Souradeep Chowdhury <quic_schowdhu@quicinc.com> > Signed-off-by: Bhupesh Sharma <bhupesh.sharma@linaro.org> > --- > .../devicetree/bindings/soc/qcom/qcom,eud.yaml | 10 ++++++++++ > 1 file changed, 10 insertions(+) > > diff --git a/Documentation/devicetree/bindings/soc/qcom/qcom,eud.yaml b/Documentation/devicetree/bindings/soc/qcom/qcom,eud.yaml > index c98aab209bc5d..1dffe14868735 100644 > --- a/Documentation/devicetree/bindings/soc/qcom/qcom,eud.yaml > +++ b/Documentation/devicetree/bindings/soc/qcom/qcom,eud.yaml > @@ -18,12 +18,22 @@ properties: > items: > - enum: > - qcom,sc7280-eud > + - qcom,sm6115-eud > - const: qcom,eud > > reg: > + minItems: 2 > items: > - description: EUD Base Register Region > - description: EUD Mode Manager Register > + - description: TCSR Check Register Is this valid also for sc7280? From commit description looks like not, so you should have allOf:if:then constraining the items per variant. > + > + reg-names: > + minItems: 2 > + items: > + - const: eud-base > + - const: eud-mode-mgr > + - const: tcsr-check-base > > interrupts: > description: EUD interrupt Best regards, Krzysztof
Hi, On Fri, 6 Jan 2023 at 14:43, Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org> wrote: > > On 03/01/2023 16:04, Bhupesh Sharma wrote: > > Add dt-bindings for EUD found on Qualcomm SM6115 / SM4250 SoC. > > > > On this SoC (and derivatives) the enable bit inside 'tcsr_check_reg' > > needs to be set first to 'enable' the eud module. > > > > Subject: drop second, redundant "binding". > > > > So, update the dt-bindings to accommodate the third register > > property required by the driver on these SoCs. > > > > Cc: Souradeep Chowdhury <quic_schowdhu@quicinc.com> > > Signed-off-by: Bhupesh Sharma <bhupesh.sharma@linaro.org> > > --- > > .../devicetree/bindings/soc/qcom/qcom,eud.yaml | 10 ++++++++++ > > 1 file changed, 10 insertions(+) > > > > diff --git a/Documentation/devicetree/bindings/soc/qcom/qcom,eud.yaml b/Documentation/devicetree/bindings/soc/qcom/qcom,eud.yaml > > index c98aab209bc5d..1dffe14868735 100644 > > --- a/Documentation/devicetree/bindings/soc/qcom/qcom,eud.yaml > > +++ b/Documentation/devicetree/bindings/soc/qcom/qcom,eud.yaml > > @@ -18,12 +18,22 @@ properties: > > items: > > - enum: > > - qcom,sc7280-eud > > + - qcom,sm6115-eud > > - const: qcom,eud > > > > reg: > > + minItems: 2 > > items: > > - description: EUD Base Register Region > > - description: EUD Mode Manager Register > > + - description: TCSR Check Register > > Is this valid also for sc7280? From commit description looks like not, > so you should have allOf:if:then constraining the items per variant. Ok, I will fix and send an updated version. Thanks, Bhupesh > > + > > + reg-names: > > + minItems: 2 > > + items: > > + - const: eud-base > > + - const: eud-mode-mgr > > + - const: tcsr-check-base > > > > interrupts: > > description: EUD interrupt > > Best regards, > Krzysztof >
On Tue, Jan 03, 2023 at 08:34:18PM +0530, Bhupesh Sharma wrote: > Add dt-bindings for EUD found on Qualcomm SM6115 / SM4250 SoC. > > On this SoC (and derivatives) the enable bit inside 'tcsr_check_reg' > needs to be set first to 'enable' the eud module. > > So, update the dt-bindings to accommodate the third register > property required by the driver on these SoCs. > > Cc: Souradeep Chowdhury <quic_schowdhu@quicinc.com> > Signed-off-by: Bhupesh Sharma <bhupesh.sharma@linaro.org> > --- > .../devicetree/bindings/soc/qcom/qcom,eud.yaml | 10 ++++++++++ > 1 file changed, 10 insertions(+) > > diff --git a/Documentation/devicetree/bindings/soc/qcom/qcom,eud.yaml b/Documentation/devicetree/bindings/soc/qcom/qcom,eud.yaml > index c98aab209bc5d..1dffe14868735 100644 > --- a/Documentation/devicetree/bindings/soc/qcom/qcom,eud.yaml > +++ b/Documentation/devicetree/bindings/soc/qcom/qcom,eud.yaml > @@ -18,12 +18,22 @@ properties: > items: > - enum: > - qcom,sc7280-eud > + - qcom,sm6115-eud > - const: qcom,eud > > reg: > + minItems: 2 > items: > - description: EUD Base Register Region > - description: EUD Mode Manager Register > + - description: TCSR Check Register So this is going to be a 4 byte region in the middle of the &tcsr block? Could we instead make that a reference to &tcsr + offset? Regards, Bjorn > + > + reg-names: > + minItems: 2 > + items: > + - const: eud-base > + - const: eud-mode-mgr > + - const: tcsr-check-base > > interrupts: > description: EUD interrupt > -- > 2.38.1 >
diff --git a/Documentation/devicetree/bindings/soc/qcom/qcom,eud.yaml b/Documentation/devicetree/bindings/soc/qcom/qcom,eud.yaml index c98aab209bc5d..1dffe14868735 100644 --- a/Documentation/devicetree/bindings/soc/qcom/qcom,eud.yaml +++ b/Documentation/devicetree/bindings/soc/qcom/qcom,eud.yaml @@ -18,12 +18,22 @@ properties: items: - enum: - qcom,sc7280-eud + - qcom,sm6115-eud - const: qcom,eud reg: + minItems: 2 items: - description: EUD Base Register Region - description: EUD Mode Manager Register + - description: TCSR Check Register + + reg-names: + minItems: 2 + items: + - const: eud-base + - const: eud-mode-mgr + - const: tcsr-check-base interrupts: description: EUD interrupt