From patchwork Tue Dec 27 14:52:15 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Devarsh Thakkar X-Patchwork-Id: 36932 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a5d:4e01:0:0:0:0:0 with SMTP id p1csp1428015wrt; Tue, 27 Dec 2022 06:55:40 -0800 (PST) X-Google-Smtp-Source: AMrXdXuswOKJ+qTjW/HmmZEpSeXEkPkWdDOVYpzU4OUT0mRq+3UwoBdFYwoA1j5ENNTIP+g9L1Ia X-Received: by 2002:a17:906:2349:b0:837:3ddb:7e97 with SMTP id m9-20020a170906234900b008373ddb7e97mr23327977eja.61.1672152939813; Tue, 27 Dec 2022 06:55:39 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1672152939; cv=none; d=google.com; s=arc-20160816; b=cEIhMHeHqaLgv0wtizF1W7Fmghmr8CuXnyAKzVE8mnHSh/feHIYmI/3ShJmMC7RLDN w/4mV+JxJTRy83i2xzpw9m0zyHZ+6/m1k+AUAEmdA+c8vFPCubnmP8bMQZWUuWAA6Wnh VazxVJ5BTuydJRPHgwrys7+16JjoCWvXSOolfFSbQo4Vhhd8ULVjccSM0LXqoY01OBht W2suhp5PdeRAAv82nmGMXxb6/QOsfXLiRDjTYE3Jt/7EqnL6mhBbkD8KCfeLq2W6+YGR orVa5fjf2WtiIveggm3/+DyuTbpr+gcFZ5O+XZiA8o5H+wUwUjLKc5vLjuT1ncZf+rmz i/Fg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:dkim-signature; bh=skLceL++PUX21fM8ri7+IuUrSbKxHuul/aA5i2HZq9Y=; b=zgbbNZkaiccfsFBCkQ7hOQHNdJ3KeYav4ySGDCsO+Mg/RWQBSFaWa7CYMqrDLGz5Id boN71yrIhA2kBXpYS0XrGva8/tNvs6Xrh3jveb5Dqeyes/c7aw1+SKYT51d8fhZ9Gs/u RvYeeUvf+ppNKp0ZNXrCoRsTmqNMSqI2uDHtcnsp0JWP+QpmRigdmHvAcC2ePt2h01z4 c0HgOyVk/ux5m0AIedZYyjH7auH+TnnqMLqMV1GOWvll9s1jrNFA2uW4wu/5Pf22ww86 UxmekUc2LFppZveu6MRNsT+PrLIM3xfKOv+n7uF53lVcjcF39VeQ/sA636QxC2Zav7+S HjhQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=EkwZITQc; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id jg29-20020a170907971d00b007c365fad0basi12426324ejc.152.2022.12.27.06.55.15; Tue, 27 Dec 2022 06:55:39 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=EkwZITQc; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231614AbiL0Owb (ORCPT + 99 others); Tue, 27 Dec 2022 09:52:31 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:59024 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230215AbiL0Ow0 (ORCPT ); Tue, 27 Dec 2022 09:52:26 -0500 Received: from lelv0142.ext.ti.com (lelv0142.ext.ti.com [198.47.23.249]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 084CEB7C9; Tue, 27 Dec 2022 06:52:24 -0800 (PST) Received: from lelv0266.itg.ti.com ([10.180.67.225]) by lelv0142.ext.ti.com (8.15.2/8.15.2) with ESMTP id 2BREqJng055741; Tue, 27 Dec 2022 08:52:19 -0600 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1672152739; bh=skLceL++PUX21fM8ri7+IuUrSbKxHuul/aA5i2HZq9Y=; h=From:To:CC:Subject:Date:In-Reply-To:References; b=EkwZITQc1ffRs3JV7ieBoPCafWmgfpmOPXcbDPW3hKbwzeKTMsDTYFy9e47TvnlLE ZeVNkzzz7vGH4zO+Y8jOkKBO2lY2uSzaVFW0zaUKGu3kJqaj08890gJvgYDsASmdAo E9QTcPSJRSrP/g7VmANKnyfnGavkanIkcF1BHyu8= Received: from DLEE112.ent.ti.com (dlee112.ent.ti.com [157.170.170.23]) by lelv0266.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 2BREqJJP131061 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Tue, 27 Dec 2022 08:52:19 -0600 Received: from DLEE113.ent.ti.com (157.170.170.24) by DLEE112.ent.ti.com (157.170.170.23) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.16; Tue, 27 Dec 2022 08:52:19 -0600 Received: from lelv0327.itg.ti.com (10.180.67.183) by DLEE113.ent.ti.com (157.170.170.24) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.16 via Frontend Transport; Tue, 27 Dec 2022 08:52:19 -0600 Received: from localhost (ileaxei01-snat.itg.ti.com [10.180.69.5]) by lelv0327.itg.ti.com (8.15.2/8.15.2) with ESMTP id 2BREqIG8022822; Tue, 27 Dec 2022 08:52:19 -0600 From: Devarsh Thakkar To: , , , , , , , , CC: , , , , , , Subject: [PATCH v5 1/2] dt-bindings: remoteproc: ti: Add new compatible for AM62 SoC family Date: Tue, 27 Dec 2022 20:22:15 +0530 Message-ID: <20221227145216.1524-2-devarsht@ti.com> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20221227145216.1524-1-devarsht@ti.com> References: <20221227145216.1524-1-devarsht@ti.com> MIME-Version: 1.0 X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 X-Spam-Status: No, score=-4.4 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_MED, SPF_HELO_NONE,SPF_PASS autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1753379440822556225?= X-GMAIL-MSGID: =?utf-8?q?1753379440822556225?= AM62 family of devices don't have a R5F cluster, instead they have single core DM R5F. Add new compatible string ti,am62-r5fss to support this scenario. When this new compatible is used don't allow cluster-mode property usage in device-tree as this implies that there is no R5F cluster available and only single R5F core is present. Signed-off-by: Devarsh Thakkar Reviewed-by: Krzysztof Kozlowski --- V2: Avoid acronyms, use "Device Manager" instead of "DM" V3: - Use separate if block for each compatible for ti,cluster-mode property - Rearrange compatibles as per alphabatical order V4: Place each enum in separate line in allOf V5: No change (fixing typo in email address) --- .../bindings/remoteproc/ti,k3-r5f-rproc.yaml | 65 ++++++++++++++----- 1 file changed, 47 insertions(+), 18 deletions(-) diff --git a/Documentation/devicetree/bindings/remoteproc/ti,k3-r5f-rproc.yaml b/Documentation/devicetree/bindings/remoteproc/ti,k3-r5f-rproc.yaml index fb9605f0655b..b1602cc42888 100644 --- a/Documentation/devicetree/bindings/remoteproc/ti,k3-r5f-rproc.yaml +++ b/Documentation/devicetree/bindings/remoteproc/ti,k3-r5f-rproc.yaml @@ -21,6 +21,9 @@ description: | called "Single-CPU" mode, where only Core0 is used, but with ability to use Core1's TCMs as well. + AM62 SoC family support a single R5F core only which runs Device Manager + firmware and can also be used as a remote processor with IPC communication. + Each Dual-Core R5F sub-system is represented as a single DTS node representing the cluster, with a pair of child DT nodes representing the individual R5F cores. Each node has a number of required or optional @@ -28,16 +31,20 @@ description: | the device management of the remote processor and to communicate with the remote processor. + Since AM62 SoC family only support a single core, there is no cluster-mode + property setting required for it. + properties: $nodename: pattern: "^r5fss(@.*)?" compatible: enum: + - ti,am62-r5fss + - ti,am64-r5fss - ti,am654-r5fss - - ti,j721e-r5fss - ti,j7200-r5fss - - ti,am64-r5fss + - ti,j721e-r5fss - ti,j721s2-r5fss power-domains: @@ -80,7 +87,9 @@ patternProperties: node representing a TI instantiation of the Arm Cortex R5F core. There are some specific integration differences for the IP like the usage of a Region Address Translator (RAT) for translating the larger SoC bus - addresses into a 32-bit address space for the processor. + addresses into a 32-bit address space for the processor. For AM62x, + the R5F Sub-System device node should only define one R5F child node + as it has only one core available. Each R5F core has an associated 64 KB of Tightly-Coupled Memory (TCM) internal memories split between two banks - TCMA and TCMB (further @@ -100,10 +109,11 @@ patternProperties: properties: compatible: enum: + - ti,am62-r5f + - ti,am64-r5f - ti,am654-r5f - - ti,j721e-r5f - ti,j7200-r5f - - ti,am64-r5f + - ti,j721e-r5f - ti,j721s2-r5f reg: @@ -208,19 +218,38 @@ patternProperties: unevaluatedProperties: false -if: - properties: - compatible: - enum: - - ti,am64-r5fss -then: - properties: - ti,cluster-mode: - enum: [0, 2] -else: - properties: - ti,cluster-mode: - enum: [0, 1] +allOf: + - if: + properties: + compatible: + enum: + - ti,am64-r5fss + then: + properties: + ti,cluster-mode: + enum: [0, 2] + + - if: + properties: + compatible: + enum: + - ti,am654-r5fss + - ti,j7200-r5fss + - ti,j721e-r5fss + - ti,j721s2-r5fss + then: + properties: + ti,cluster-mode: + enum: [0, 1] + + - if: + properties: + compatible: + enum: + - ti,am62-r5fss + then: + properties: + ti,cluster-mode: false required: - compatible