From patchwork Wed Dec 21 09:46:12 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Arun Ramadoss X-Patchwork-Id: 35323 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:adf:e747:0:0:0:0:0 with SMTP id c7csp3443927wrn; Wed, 21 Dec 2022 02:21:25 -0800 (PST) X-Google-Smtp-Source: AMrXdXuX43IihKLa8Ls9IXAUTYaVTh8RiQEA7jlWNn9l1QWTsqsGX8HKGJXnRX1Lwfsai/Sl8zD2 X-Received: by 2002:a17:902:d589:b0:189:7f28:43a7 with SMTP id k9-20020a170902d58900b001897f2843a7mr18466072plh.29.1671618084927; Wed, 21 Dec 2022 02:21:24 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1671618084; cv=none; d=google.com; s=arc-20160816; b=SrMtMHNYgnDW3DUqttVZ6TdFjaAkPe68NZ55NSeynp81WcVox22dwrNMCkq8UAp4xX At3PKB5Ukptna1utLufaF0PmMFL6TGChkAqDDZpKy7jCGvK/z+20wjBKEU781qGBldRS 2DP3CHBmtxsiWFUSOB61BDj67KSUKyTAp+1e4TQRdXQKmN+6ThH8RJcBNRTVEPfUQIv/ zsIdZ0SMyLYT6ffcCPHiCPNjNtOJ7RqVU/+snYnnMkWxvCwSKp2FJzYvu71PX9HrEM0H J9r87/ZCFoBUukZ6SDXxjsbxAFBVzuMTPdxuNxKqRMSjKdg3NJW0+cdU9KXf32r1HkTk 2+hA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=IMPC2CX576bvpXXFWzCVLyKN2Hpp14axcUFxTE3GwL8=; b=DCQ+eHNLgPvuWdf/TDuCnoLjCtmILmfPNW540sm3x+nV25A0cFVCNnWm7pGpA8yzES u/FiJ/G1wd0k8BoKM8a6r/xwrjiY8y9C/gFPGDRQb9fN86fRJBWQLJkYepDztx5lOUvO EMy8c4tN1PBRvsMElq6J53b8qFBNG+izAfKr6HcwgXlRqDYeLHChj6lacFS+gyZbwMSQ iTBQj6YEoNLrDfH5ZED/GUaboH3xoGbKw7w2qE/+lpzmnId1x1x4ERLln19GcRcoN4FQ kox4LcF7skVydF+0TsXOqudhzAe4MCDhVyCs7Jpyk8Cjud4+VluGZxmZPfONHv5VPTGg Ekag== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@microchip.com header.s=mchp header.b=iYDERXwV; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=microchip.com Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id e6-20020a170902ef4600b0017ef8bf8a91si16636341plx.439.2022.12.21.02.21.11; Wed, 21 Dec 2022 02:21:24 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@microchip.com header.s=mchp header.b=iYDERXwV; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=microchip.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S234531AbiLUJwK (ORCPT + 99 others); Wed, 21 Dec 2022 04:52:10 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:54068 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S234729AbiLUJuc (ORCPT ); Wed, 21 Dec 2022 04:50:32 -0500 Received: from esa.microchip.iphmx.com (esa.microchip.iphmx.com [68.232.153.233]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 87643220CF; Wed, 21 Dec 2022 01:48:19 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=microchip.com; i=@microchip.com; q=dns/txt; s=mchp; t=1671616100; x=1703152100; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=TCwGgCICWetfsT4KKQbLKFj7+d66r7dgd5HuulzEnw4=; b=iYDERXwVIcqJHOJ9DBEFF3/UPNo/hj6nSCx97FoOIRNi7gGTqnXCA488 lffvC2TiVKyAuIpKsRoDfPE2bL21MNrnKFGlbTbP6JOWOzQerh4c7Huju +JsXosmEQ+3ehykCvgbuvhu7245kcRWlJ3vFk9UOMD7T3KuyKwM6qiLSI AZKDTmz6CEEMh0gUfMrRbHp8WyvVDmIDXBSRf0npAE60joyw8/hT0bObB k3gkXAoH2kKIdYgu+UMDYAmauzaXMBmqr5TekjXmSrwCOF3bnzdV5pvdb 93BWodjs7SElN958z4DNjTaxAhGQU8a9JrZOAH7smT0Y5e2oKjkmP0Dia g==; X-IronPort-AV: E=Sophos;i="5.96,262,1665471600"; d="scan'208";a="193937817" Received: from unknown (HELO email.microchip.com) ([170.129.1.10]) by esa5.microchip.iphmx.com with ESMTP/TLS/AES256-SHA256; 21 Dec 2022 02:48:19 -0700 Received: from chn-vm-ex03.mchp-main.com (10.10.85.151) by chn-vm-ex02.mchp-main.com (10.10.85.144) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.16; Wed, 21 Dec 2022 02:48:18 -0700 Received: from CHE-LT-I17769U.microchip.com (10.10.115.15) by chn-vm-ex03.mchp-main.com (10.10.85.151) with Microsoft SMTP Server id 15.1.2507.16 via Frontend Transport; Wed, 21 Dec 2022 02:48:12 -0700 From: Arun Ramadoss To: , CC: , , , , , , , , , , , , , , Subject: [RFC Patch net-next v5 13/13] net: dsa: microchip: ptp: lan937x: Enable periodic output in LED pins Date: Wed, 21 Dec 2022 15:16:12 +0530 Message-ID: <20221221094612.22372-14-arun.ramadoss@microchip.com> X-Mailer: git-send-email 2.36.1 In-Reply-To: <20221221094612.22372-1-arun.ramadoss@microchip.com> References: <20221221094612.22372-1-arun.ramadoss@microchip.com> MIME-Version: 1.0 X-Spam-Status: No, score=-4.4 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_MED, RCVD_IN_MSPIKE_H2,SPF_HELO_PASS,SPF_PASS autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1752818604974039380?= X-GMAIL-MSGID: =?utf-8?q?1752818604974039380?= There is difference in implementation of per_out pins between KSZ9563 and LAN937x. In KSZ9563, Timestamping control register (0x052C) bit 6, if 1 - timestamp input and 0 - trigger output. But it is opposite for LAN937x 1 - trigger output and 0 - timestamp input. As per per_out gpio pins, KSZ9563 has four Led pins and two dedicated gpio pins. But in LAN937x dedicated gpio pins are removed instead there are up to 10 LED pins out of which LED_0 and LED_1 can be mapped to PTP tou 0, 1 or 2. This patch sets the bit 6 in 0x052C register and configure the LED override and source register for LAN937x series of switches alone. Signed-off-by: Arun Ramadoss --- drivers/net/dsa/microchip/ksz_ptp.c | 26 +++++++++++++++++++++++++ drivers/net/dsa/microchip/ksz_ptp_reg.h | 8 ++++++++ 2 files changed, 34 insertions(+) diff --git a/drivers/net/dsa/microchip/ksz_ptp.c b/drivers/net/dsa/microchip/ksz_ptp.c index c2d156002ee5..1fa63d590ef4 100644 --- a/drivers/net/dsa/microchip/ksz_ptp.c +++ b/drivers/net/dsa/microchip/ksz_ptp.c @@ -32,6 +32,28 @@ #define KSZ_PTP_INT_START 13 +static int ksz_ptp_tou_gpio(struct ksz_device *dev) +{ + int ret; + + if (!is_lan937x(dev)) + return 0; + + ret = ksz_rmw32(dev, REG_PTP_CTRL_STAT__4, GPIO_OUT, + GPIO_OUT); + if (ret) + return ret; + + ret = ksz_rmw32(dev, REG_SW_GLOBAL_LED_OVR__4, LED_OVR_1 | LED_OVR_2, + LED_OVR_1 | LED_OVR_2); + if (ret) + return ret; + + return ksz_rmw32(dev, REG_SW_GLOBAL_LED_SRC__4, + LED_SRC_PTP_GPIO_1 | LED_SRC_PTP_GPIO_2, + LED_SRC_PTP_GPIO_1 | LED_SRC_PTP_GPIO_2); +} + static int ksz_ptp_tou_reset(struct ksz_device *dev, u8 unit) { u32 data; @@ -224,6 +246,10 @@ static int ksz_ptp_enable_perout(struct ksz_device *dev, if (ret) return ret; + ret = ksz_ptp_tou_gpio(dev); + if (ret) + return ret; + ret = ksz_ptp_tou_start(dev, request->index); if (ret) return ret; diff --git a/drivers/net/dsa/microchip/ksz_ptp_reg.h b/drivers/net/dsa/microchip/ksz_ptp_reg.h index c5c76b9a4329..d71e85510cda 100644 --- a/drivers/net/dsa/microchip/ksz_ptp_reg.h +++ b/drivers/net/dsa/microchip/ksz_ptp_reg.h @@ -6,6 +6,14 @@ #ifndef __KSZ_PTP_REGS_H #define __KSZ_PTP_REGS_H +#define REG_SW_GLOBAL_LED_OVR__4 0x0120 +#define LED_OVR_2 BIT(1) +#define LED_OVR_1 BIT(0) + +#define REG_SW_GLOBAL_LED_SRC__4 0x0128 +#define LED_SRC_PTP_GPIO_1 BIT(3) +#define LED_SRC_PTP_GPIO_2 BIT(2) + /* 5 - PTP Clock */ #define REG_PTP_CLK_CTRL 0x0500