From patchwork Tue Dec 20 06:36:36 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: "Li, Xin3" X-Patchwork-Id: 34921 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:adf:e747:0:0:0:0:0 with SMTP id c7csp2813235wrn; Mon, 19 Dec 2022 23:03:13 -0800 (PST) X-Google-Smtp-Source: AA0mqf5IlFuERxL6w+eS+p2j6IutUyFYgz0Gajpnls3ohEAAbgEn9bsTFGQ2fupT6c3Hhp/76gsD X-Received: by 2002:a05:6a20:43ab:b0:ac:f68:24a0 with SMTP id i43-20020a056a2043ab00b000ac0f6824a0mr60807852pzl.29.1671519793301; Mon, 19 Dec 2022 23:03:13 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1671519793; cv=none; d=google.com; s=arc-20160816; b=TNBDU8gevyy8XuWFkj3wCZh2+Sd4suPsRWSQtToKJCDT70l7OkCIlvt44FsTbku20Q 9U30jp1dGbshYdQNrNQFf4eu9/g6xiaHq09e2nrTrfYfC0Np6Nz+0hqr9/h9KXKQQUMC RKAYvnUPx5zbRs2rB1P8uaWp7UERN2j7bH6ZgRv71EN66lJAIYsIuLxxgI5nfFMlVTuI fZfRWtkMFez+x78eePhUNFJS9MA7/F+2ZqwyVbTnZ6McJw8VOBQhLUnzeG10txdkK67J P6FdpgSIhUGGJgOX8aLbOXvNg//g6aHEsJvSvlylW1gV+D0SVYMi1w7ZVRw00upSHAlo 49KQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=vmvPQK5NgoLaKiECc1Y7jM6hJsDJhOD8JbDwezz04jA=; b=o5DqRRhIZgWLUew0OfaK8rT9yBKwJYGidmtgt7zgsMLaYPkT5Q4NWqX4Xmg3Qeb0aC Bl6/0LEyoI32hFbmOR+Oox4B2ter/BMHudi8i8+DVq9AVsQCYW3dffcnQDen0Qj7jTH1 y4RTsysIYc+by5ukdiqDoiDh4Uqwge11Tmj2CgQlo6x7rwbXYYAQ0ntRpPYjHaPkyL97 Qg6vcZU3eY8ptL0FvFou+SdhcFoc/e0I+MKjestHsbj6r7/wGss2w8V2FSTUnDjPy+Qz KnbfXNwVJb2yHGVgVZ4VCPZP35dBoQ1Ul1pvDKoZFTAYdzDU4FtxGjSHuSG2YEyB/n2v uBaA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@intel.com header.s=Intel header.b=jvfiATR6; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id o4-20020a63f144000000b0047ad675ee85si13677292pgk.334.2022.12.19.23.03.00; Mon, 19 Dec 2022 23:03:13 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@intel.com header.s=Intel header.b=jvfiATR6; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S233481AbiLTHCg (ORCPT + 99 others); Tue, 20 Dec 2022 02:02:36 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:53294 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S233150AbiLTHBe (ORCPT ); Tue, 20 Dec 2022 02:01:34 -0500 Received: from mga18.intel.com (mga18.intel.com [134.134.136.126]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 3D62EDEC6; Mon, 19 Dec 2022 23:01:31 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1671519693; x=1703055693; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=q9cIpOvm3xSuQ2LLiyXWWa3lHFFJYVxzwwgrBF18MB8=; b=jvfiATR6D/T6Bf9n/iNZgvKwDMjZH61tHuIVWh9WDhfpmVhaYQmU02RO H6Z5UA40j6yIm63zqVsJ8/4ciVw8+K/tClK2PF1wz0IFpFgYPvI7aHJVp H4H/nRijHHHU4RmZZnTa7K0Hu4WxyzdmLx1FYCIUXPM7D2HeN637PQnlS 9fvmBcwwl9afmCR0CVykWeF+OvUzI0ijLlErO3slfBZhOxLXjvnhzDFiE 58h6SgXVzne/VkBHzHSClkc3qM1fRm5RuutWlXVe5bqVBtX0CB7EVmgMo yOuCJjLQR84Xkude4GjMYpOddqxkr+kZPJg7fDf+rsZPhNOjiPp3PIAHY w==; X-IronPort-AV: E=McAfee;i="6500,9779,10566"; a="302971980" X-IronPort-AV: E=Sophos;i="5.96,258,1665471600"; d="scan'208";a="302971980" Received: from orsmga007.jf.intel.com ([10.7.209.58]) by orsmga106.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 19 Dec 2022 23:01:12 -0800 X-ExtLoop1: 1 X-IronPort-AV: E=McAfee;i="6500,9779,10566"; a="644326450" X-IronPort-AV: E=Sophos;i="5.96,258,1665471600"; d="scan'208";a="644326450" Received: from unknown (HELO fred..) ([172.25.112.68]) by orsmga007.jf.intel.com with ESMTP; 19 Dec 2022 23:01:11 -0800 From: Xin Li To: linux-kernel@vger.kernel.org, x86@kernel.org, kvm@vger.kernel.org Cc: tglx@linutronix.de, mingo@redhat.com, bp@alien8.de, dave.hansen@linux.intel.com, hpa@zytor.com, peterz@infradead.org, andrew.cooper3@citrix.com, seanjc@google.com, pbonzini@redhat.com, ravi.v.shankar@intel.com Subject: [RFC PATCH 10/32] x86/fred: add Kconfig option for FRED (CONFIG_X86_FRED) Date: Mon, 19 Dec 2022 22:36:36 -0800 Message-Id: <20221220063658.19271-11-xin3.li@intel.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20221220063658.19271-1-xin3.li@intel.com> References: <20221220063658.19271-1-xin3.li@intel.com> MIME-Version: 1.0 X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,SPF_HELO_NONE, SPF_NONE autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1752715538728499901?= X-GMAIL-MSGID: =?utf-8?q?1752715538728499901?= From: "H. Peter Anvin (Intel)" Add the configuration option CONFIG_X86_FRED to enable FRED. Signed-off-by: H. Peter Anvin (Intel) Signed-off-by: Xin Li --- arch/x86/Kconfig | 9 +++++++++ 1 file changed, 9 insertions(+) diff --git a/arch/x86/Kconfig b/arch/x86/Kconfig index 67745ceab0db..1155d2e06fd1 100644 --- a/arch/x86/Kconfig +++ b/arch/x86/Kconfig @@ -500,6 +500,15 @@ config X86_CPU_RESCTRL Say N if unsure. +config X86_FRED + bool "Flexible Return and Event Delivery" + depends on X86_64 + help + When enabled, try to use Flexible Return and Event Delivery + instead of the legacy SYSCALL/SYSENTER/IDT architecture for + ring transitions and exception/interrupt handling if the + system supports. + if X86_32 config X86_BIGSMP bool "Support for big SMP systems with more than 8 CPUs"