From patchwork Thu Dec 15 12:00:16 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Allen-KH Cheng X-Patchwork-Id: 33587 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:adf:e747:0:0:0:0:0 with SMTP id c7csp308669wrn; Thu, 15 Dec 2022 04:04:58 -0800 (PST) X-Google-Smtp-Source: AA0mqf49TbL6SiQxlNkSgtJ8bnuRtEhsM+QxzmFE9GhcUTKz6ynsG7Mpuf4qeotTsrkWWnY2pome X-Received: by 2002:a17:906:b013:b0:7ba:fcc1:f284 with SMTP id v19-20020a170906b01300b007bafcc1f284mr24975290ejy.73.1671105898617; Thu, 15 Dec 2022 04:04:58 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1671105898; cv=none; d=google.com; s=arc-20160816; b=P73VLhR6cCcMPu8PaNuu0NRk/ip+1DgJShyMquEYWI6/BPyW2yx/i5VYqsX8DYYTCg BOLvwLR32TGtsn+zSbmkojhiUgk20ebQ/1+NRbo59K7fU86SuZnkwrTAqM3uis64wSuy eT7xeozoFQVIZFYykLqqkB2hZ5r6d/2QsAOf2qtZEzef+b1/R0CPoO7D0UXmT591LpZU I3ZAcysVhC3PoGVl6sDAs++kaIzWHqk0odsdrczKXQwcs1pHGUMVc6mB3En7RkLymRhN TlqVqcNlZ6TjZUT80FiHE1aSJfsslWZgkmABBKAtf4w/PK+wbl5C7OpF0Tg5M20CLHJZ 6Wmw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:dkim-signature; bh=vpKkQlPxOc+D9lcuAshw5hI22iECWZhtKc+FVAsWhts=; b=nxd1WaTHuJLrWJZSkKdI02NADix8XONTSIfLELwekr3AEjvKIS4D1HN6R8gtMyL0of Qm/94LjQptbCh8UxF5Wh7vtfFmPYzfFq3vGA44lFAWQSSxB0b+kinVLr/lNNhmoqmjEV oYR7/zYZWvyDsCj/N2+GNJo/lZ3xqocl2DBcJgbOU0jiZx6/nlk5qLjiukz3N5V/G8bY lKtemXL8QtutGgT3zsos2aVGZv13OHFwNYqDa5b3NRc0NN1VvMWTWyF/WVn1fPR6O5n2 QWq0qSc5UJ8oD9DwWF/Kq5SslCleQ6eHa1xhU4puSpalPEFlUeUrhqE8NbRNjxf8UzDz KMWw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@mediatek.com header.s=dk header.b=VT3JbfMx; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=mediatek.com Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id di18-20020a170906731200b007c11f2411e1si7721234ejc.815.2022.12.15.04.04.32; Thu, 15 Dec 2022 04:04:58 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@mediatek.com header.s=dk header.b=VT3JbfMx; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=mediatek.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S230012AbiLOMAo (ORCPT + 99 others); Thu, 15 Dec 2022 07:00:44 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:59776 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229911AbiLOMAg (ORCPT ); Thu, 15 Dec 2022 07:00:36 -0500 Received: from mailgw02.mediatek.com (unknown [210.61.82.184]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 85E202A971; Thu, 15 Dec 2022 04:00:30 -0800 (PST) X-UUID: b29e245b14ed4bf79f1c289646d8140c-20221215 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=mediatek.com; s=dk; h=Content-Type:MIME-Version:References:In-Reply-To:Message-ID:Date:Subject:CC:To:From; bh=vpKkQlPxOc+D9lcuAshw5hI22iECWZhtKc+FVAsWhts=; b=VT3JbfMxK3b75yAzLqHOgtpQsUB8hQEuXCnwQrrDjAUVq823jbW6tANMSNsdE5Laq0b2Ym2gVR8f4HbIZmEzg1gbVxiEBD9YW8XdPkse3NU9UIGcHJs3BxWzoNsfXvkViAOjvoKuvIiu7Nna0MuuIFOg5pMGhvaGpxg8iUJvIPM=; X-CID-P-RULE: Release_Ham X-CID-O-INFO: VERSION:1.1.14,REQID:62aa2467-c162-43e7-9cf8-0e1f198a5f57,IP:0,U RL:0,TC:0,Content:0,EDM:0,RT:0,SF:95,FILE:0,BULK:0,RULE:Release_Ham,ACTION :release,TS:95 X-CID-INFO: VERSION:1.1.14,REQID:62aa2467-c162-43e7-9cf8-0e1f198a5f57,IP:0,URL :0,TC:0,Content:0,EDM:0,RT:0,SF:95,FILE:0,BULK:0,RULE:Spam_GS981B3D,ACTION :quarantine,TS:95 X-CID-META: VersionHash:dcaaed0,CLOUDID:2cc5b0b4-d2e2-434d-b6d3-aeae88dfcc78,B ulkID:2212152000249XNCI60I,BulkQuantity:0,Recheck:0,SF:38|28|17|19|48,TC:n il,Content:0,EDM:-3,IP:nil,URL:0,File:nil,Bulk:nil,QS:nil,BEC:nil,COL:0 X-UUID: b29e245b14ed4bf79f1c289646d8140c-20221215 Received: from mtkmbs10n1.mediatek.inc [(172.21.101.34)] by mailgw02.mediatek.com (envelope-from ) (Generic MTA with TLSv1.2 ECDHE-RSA-AES256-GCM-SHA384 256/256) with ESMTP id 251356229; Thu, 15 Dec 2022 20:00:21 +0800 Received: from mtkmbs13n2.mediatek.inc (172.21.101.108) by mtkmbs13n2.mediatek.inc (172.21.101.108) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.792.15; Thu, 15 Dec 2022 20:00:21 +0800 Received: from mtksdccf07.mediatek.inc (172.21.84.99) by mtkmbs13n2.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.2.792.15 via Frontend Transport; Thu, 15 Dec 2022 20:00:21 +0800 From: Allen-KH Cheng To: Rob Herring , Krzysztof Kozlowski , Matthias Brugger , Chun-Jie Chen , Stephen Boyd , Ikjoon Jang CC: , , , , , , Chen-Yu Tsai , Allen-KH Cheng Subject: [PATCH 4/4] arm64: dts: mediatek: Add the missing ADSP power domains controller for MT8192 Date: Thu, 15 Dec 2022 20:00:16 +0800 Message-ID: <20221215120016.26611-5-allen-kh.cheng@mediatek.com> X-Mailer: git-send-email 2.18.0 In-Reply-To: <20221215120016.26611-1-allen-kh.cheng@mediatek.com> References: <20221215120016.26611-1-allen-kh.cheng@mediatek.com> MIME-Version: 1.0 X-MTK: N X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_MSPIKE_H2,SPF_HELO_PASS, SPF_PASS,UNPARSEABLE_RELAY autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1752281538757656241?= X-GMAIL-MSGID: =?utf-8?q?1752281538757656241?= Add the missing ADSP power domains controller for mt8192-scp_adsp clock controllers. Fixes: 5d2b897bc6f5 ("arm64: dts: mediatek: Add mt8192 clock controllers") Signed-off-by: Allen-KH Cheng --- arch/arm64/boot/dts/mediatek/mt8192.dtsi | 9 +++++++++ 1 file changed, 9 insertions(+) diff --git a/arch/arm64/boot/dts/mediatek/mt8192.dtsi b/arch/arm64/boot/dts/mediatek/mt8192.dtsi index 6b20376191a7..6ee60db3ac23 100644 --- a/arch/arm64/boot/dts/mediatek/mt8192.dtsi +++ b/arch/arm64/boot/dts/mediatek/mt8192.dtsi @@ -511,6 +511,14 @@ }; }; }; + + power-domain@MT8192_POWER_DOMAIN_ADSP { + reg = ; + clocks = <&topckgen CLK_TOP_ADSP_SEL>; + clock-names = "adsp"; + mediatek,infracfg = <&infracfg>; + #power-domain-cells = <0>; + }; }; }; @@ -574,6 +582,7 @@ scp_adsp: clock-controller@10720000 { compatible = "mediatek,mt8192-scp_adsp"; reg = <0 0x10720000 0 0x1000>; + power-domains = <&spm MT8192_POWER_DOMAIN_ADSP>; #clock-cells = <1>; };