Message ID | 20221212123311.146261-4-manivannan.sadhasivam@linaro.org |
---|---|
State | New |
Headers |
Return-Path: <linux-kernel-owner@vger.kernel.org> Delivered-To: ouuuleilei@gmail.com Received: by 2002:adf:f944:0:0:0:0:0 with SMTP id q4csp2216117wrr; Mon, 12 Dec 2022 04:35:48 -0800 (PST) X-Google-Smtp-Source: AA0mqf6jSq5l8fn7h1C4IoILFw9K+xZirGxGztFHkyaj/ZTmKKB0gblPFECwqg9I0h5Wo0sC7BZ4 X-Received: by 2002:a17:907:2c69:b0:78d:f456:1ee5 with SMTP id ib9-20020a1709072c6900b0078df4561ee5mr14299302ejc.54.1670848548353; Mon, 12 Dec 2022 04:35:48 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1670848548; cv=none; d=google.com; s=arc-20160816; b=Y7EhqeOJPUhSbBFZhfl2t5XzJu2szlJwU/Pynre0O3zZjpD+sjeBryiSj4E4lDJN/U tLTCjFs/C0o+igNsjBqX7zH47/78McqemYYO8rlus79b2OH0sXBGgZwU8wSLOxcrwnKb BEoCCOM9upZ/EKLn2XJ18AcFT+II5nEAVtDt0i3cDqI0sarbV3uPlLS4FKmhstunRQCo EbI41Y5Rr5PE3zE/mB495HkdQD7jg7k+m/1FYTLvnqQJULvWSpkSEy4fveacvY0lHqtn EtJvjvNkWHRl+N2wLQZubdjAEZE7qUWOuSutBYIkTw6QQjorUZdyf+jO1FB3gO+ayNMJ KKPw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=8DCGU+aMFvu/t7Kdt87B6ewuHaXNeU8yBLP9UTUdSuo=; b=KEIbv37yv2VGKqoFxQL/xeOUmI6ZxPEJSG44hICbmRhg16d5DeLuwP15yAAsVomNnn aHXzzGcLVRMa+U8xu1bb4/nyi5erRAv1uOd3t6nom/QWb9KPahWtM8oHbHpBIgx5jj9g +yDVDlJGYlPaTdhW79X1Hccv+k2+S49m5P8No/hRmzuQlaveGsscakjROnJbqfBaD8Tk 9rVxTmA0haWN/+yXBr3HUMF50h4mJ3HKAk6dtMHC6bJ2ufc9OOtVHyVgkxgyiwko0cwr MoPd4iBQoL+jTyCBqPOlYHIVvNFIQHuvOt4Pjtbg+DUpfZRSAiLv91OoC9B1zajIGr7T I6hw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=gt0eqdCy; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id l1-20020a50d6c1000000b00460faf7d2a3si7238230edj.277.2022.12.12.04.35.24; Mon, 12 Dec 2022 04:35:48 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=gt0eqdCy; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S232303AbiLLMeX (ORCPT <rfc822;jeantsuru.cumc.mandola@gmail.com> + 99 others); Mon, 12 Dec 2022 07:34:23 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:43470 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S232174AbiLLMds (ORCPT <rfc822;linux-kernel@vger.kernel.org>); Mon, 12 Dec 2022 07:33:48 -0500 Received: from mail-pj1-x1031.google.com (mail-pj1-x1031.google.com [IPv6:2607:f8b0:4864:20::1031]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 27CAA12630 for <linux-kernel@vger.kernel.org>; Mon, 12 Dec 2022 04:33:39 -0800 (PST) Received: by mail-pj1-x1031.google.com with SMTP id fy4so11584345pjb.0 for <linux-kernel@vger.kernel.org>; Mon, 12 Dec 2022 04:33:39 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=8DCGU+aMFvu/t7Kdt87B6ewuHaXNeU8yBLP9UTUdSuo=; b=gt0eqdCyD/xGUbqsYqfrngyYsrqK9QOlFwwq5V0wiyqyuVsJ0XYiJoVcs304lD79by nfoiBMRcqh8n8Q2vXkF2NRRRx+/FRIiKbCnmjmKTjXvJvmMiXTexA3yXUTOmWK+6RYcs YtiXkhb5S0aw4+vrDdbRetdp/KzmY+9B+LLSp+XRlHP/M9OWtmXmy81+mVulJvxEkzKb VXmc3Gk5oejNX9e+I1gLyvBNc6Ir50w6TiAFSW16DL+m0JVjFpdYt+hSchW8LM9yR1Qe j67tSLY38LWPfyNePkw9ilDV7uCAPNn84Qzy/PqMiNJV4YsLXYN7egHZibbWSHp3lQ9j yZKg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=8DCGU+aMFvu/t7Kdt87B6ewuHaXNeU8yBLP9UTUdSuo=; b=pc7S8itfuRIgO9g80ARwaAafh5Wf0zGoTIxxrfr7vQGXqSoEXPq70rCxhacn1EweZd Tkb74Ump4OK7fGaUuRIQqvNVf0Zx5micY1hBGNB0Pc+xfecWuOs3TMWtnVsprZBop6Gn 7wKBlZRXI+O11w0r0M+nDgf137Yz0Er6443CDpMlcjEcchcjx62NnEkajaHYkvM5hNWL Bi/L3CpmqxoVlzkZVxrmctT+eo06tn64CyTKfw+9tNeo3ccs7r1TUl2j8935/UcEA0FL PH7auSien35J78Hm7NiVkNmevV0MDB+qeVajMZFPac0sNL2SFDQ3ui1vnRAZ36qr0Pkm dPhQ== X-Gm-Message-State: ANoB5plZTtSXfK8gPtXN3RREwWBnsVNmkJrvWXurjzgWNV6uW1l7oeXK 9YsScGaJ13dLUC271YKH/zCF X-Received: by 2002:a17:903:2786:b0:189:f69d:d5cc with SMTP id jw6-20020a170903278600b00189f69dd5ccmr16939456plb.58.1670848418819; Mon, 12 Dec 2022 04:33:38 -0800 (PST) Received: from localhost.localdomain ([220.158.159.33]) by smtp.gmail.com with ESMTPSA id j14-20020a170902da8e00b00189c93ce5easm6252557plx.166.2022.12.12.04.33.32 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 12 Dec 2022 04:33:37 -0800 (PST) From: Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org> To: andersson@kernel.org, robh+dt@kernel.org, krzysztof.kozlowski+dt@linaro.org, bp@alien8.de, tony.luck@intel.com Cc: quic_saipraka@quicinc.com, konrad.dybcio@linaro.org, linux-arm-msm@vger.kernel.org, linux-kernel@vger.kernel.org, james.morse@arm.com, mchehab@kernel.org, rric@kernel.org, linux-edac@vger.kernel.org, quic_ppareek@quicinc.com, luca.weiss@fairphone.com, Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org>, stable@vger.kernel.org Subject: [PATCH v2 03/13] arm64: dts: qcom: sdm845: Fix the base addresses of LLCC banks Date: Mon, 12 Dec 2022 18:03:01 +0530 Message-Id: <20221212123311.146261-4-manivannan.sadhasivam@linaro.org> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20221212123311.146261-1-manivannan.sadhasivam@linaro.org> References: <20221212123311.146261-1-manivannan.sadhasivam@linaro.org> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_NONE, SPF_HELO_NONE,SPF_PASS autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: <linux-kernel.vger.kernel.org> X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1752011686939657727?= X-GMAIL-MSGID: =?utf-8?q?1752011686939657727?= |
Series |
Qcom: LLCC/EDAC: Fix base address used for LLCC banks
|
|
Commit Message
Manivannan Sadhasivam
Dec. 12, 2022, 12:33 p.m. UTC
The LLCC block has several banks each with a different base address
and holes in between. So it is not a correct approach to cover these
banks with a single offset/size. Instead, the individual bank's base
address needs to be specified in devicetree with the exact size.
Also, let's get rid of reg-names property as it is not needed anymore.
The driver is expected to parse the reg field based on index to get the
addresses of each LLCC banks.
Cc: <stable@vger.kernel.org> # 5.4
Fixes: ba0411ddd133 ("arm64: dts: sdm845: Add device node for Last level cache controller")
Reported-by: Parikshit Pareek <quic_ppareek@quicinc.com>
Signed-off-by: Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org>
---
arch/arm64/boot/dts/qcom/sdm845.dtsi | 5 +++--
1 file changed, 3 insertions(+), 2 deletions(-)
Comments
On 12/12/2022 6:03 PM, Manivannan Sadhasivam wrote: > The LLCC block has several banks each with a different base address > and holes in between. So it is not a correct approach to cover these > banks with a single offset/size. Instead, the individual bank's base > address needs to be specified in devicetree with the exact size. > > Also, let's get rid of reg-names property as it is not needed anymore. > The driver is expected to parse the reg field based on index to get the > addresses of each LLCC banks. > > Cc: <stable@vger.kernel.org> # 5.4 > Fixes: ba0411ddd133 ("arm64: dts: sdm845: Add device node for Last level cache controller") > Reported-by: Parikshit Pareek <quic_ppareek@quicinc.com> > Signed-off-by: Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org> > --- > arch/arm64/boot/dts/qcom/sdm845.dtsi | 5 +++-- > 1 file changed, 3 insertions(+), 2 deletions(-) > > diff --git a/arch/arm64/boot/dts/qcom/sdm845.dtsi b/arch/arm64/boot/dts/qcom/sdm845.dtsi > index 65032b94b46d..683b861e060d 100644 > --- a/arch/arm64/boot/dts/qcom/sdm845.dtsi > +++ b/arch/arm64/boot/dts/qcom/sdm845.dtsi > @@ -2132,8 +2132,9 @@ uart15: serial@a9c000 { > > llcc: system-cache-controller@1100000 { > compatible = "qcom,sdm845-llcc"; > - reg = <0 0x01100000 0 0x31000>, <0 0x01300000 0 0x50000>; > - reg-names = "llcc_base", "llcc_broadcast_base"; > + reg = <0 0x01100000 0 0x50000>, <0 0x01180000 0 0x50000>, > + <0 0x01200000 0 0x50000>, <0 0x01280000 0 0x50000>, > + <0 0x01300000 0 0x50000>; > interrupts = <GIC_SPI 582 IRQ_TYPE_LEVEL_HIGH>; > }; > Reviewed-by: Sai Prakash Ranjan <quic_saipraka@quicinc.com>
On 12/12/2022 13:33, Manivannan Sadhasivam wrote: > The LLCC block has several banks each with a different base address > and holes in between. So it is not a correct approach to cover these > banks with a single offset/size. Instead, the individual bank's base > address needs to be specified in devicetree with the exact size. > > Also, let's get rid of reg-names property as it is not needed anymore. > The driver is expected to parse the reg field based on index to get the > addresses of each LLCC banks. > > Cc: <stable@vger.kernel.org> # 5.4 No, you cannot backport it. You will break users. > Fixes: ba0411ddd133 ("arm64: dts: sdm845: Add device node for Last level cache controller") > Reported-by: Parikshit Pareek <quic_ppareek@quicinc.com> > Signed-off-by: Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org> > --- > arch/arm64/boot/dts/qcom/sdm845.dtsi | 5 +++-- > 1 file changed, 3 insertions(+), 2 deletions(-) > > diff --git a/arch/arm64/boot/dts/qcom/sdm845.dtsi b/arch/arm64/boot/dts/qcom/sdm845.dtsi > index 65032b94b46d..683b861e060d 100644 > --- a/arch/arm64/boot/dts/qcom/sdm845.dtsi > +++ b/arch/arm64/boot/dts/qcom/sdm845.dtsi > @@ -2132,8 +2132,9 @@ uart15: serial@a9c000 { > > llcc: system-cache-controller@1100000 { > compatible = "qcom,sdm845-llcc"; > - reg = <0 0x01100000 0 0x31000>, <0 0x01300000 0 0x50000>; > - reg-names = "llcc_base", "llcc_broadcast_base"; Once property was made required, you cannot remove it. What if other bindings user depends on it? Please instead keep/update the reg-names and/or mark it as deprecated. It must stay in DTS for some time. Best regards, Krzysztof
On Tue, Dec 13, 2022 at 05:27:45PM +0100, Krzysztof Kozlowski wrote: > On 12/12/2022 13:33, Manivannan Sadhasivam wrote: > > The LLCC block has several banks each with a different base address > > and holes in between. So it is not a correct approach to cover these > > banks with a single offset/size. Instead, the individual bank's base > > address needs to be specified in devicetree with the exact size. > > > > Also, let's get rid of reg-names property as it is not needed anymore. > > The driver is expected to parse the reg field based on index to get the > > addresses of each LLCC banks. > > > > Cc: <stable@vger.kernel.org> # 5.4 > > No, you cannot backport it. You will break users. > If the driver change gets backported, it will break users, isn't it? > > Fixes: ba0411ddd133 ("arm64: dts: sdm845: Add device node for Last level cache controller") > > Reported-by: Parikshit Pareek <quic_ppareek@quicinc.com> > > Signed-off-by: Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org> > > --- > > arch/arm64/boot/dts/qcom/sdm845.dtsi | 5 +++-- > > 1 file changed, 3 insertions(+), 2 deletions(-) > > > > diff --git a/arch/arm64/boot/dts/qcom/sdm845.dtsi b/arch/arm64/boot/dts/qcom/sdm845.dtsi > > index 65032b94b46d..683b861e060d 100644 > > --- a/arch/arm64/boot/dts/qcom/sdm845.dtsi > > +++ b/arch/arm64/boot/dts/qcom/sdm845.dtsi > > @@ -2132,8 +2132,9 @@ uart15: serial@a9c000 { > > > > llcc: system-cache-controller@1100000 { > > compatible = "qcom,sdm845-llcc"; > > - reg = <0 0x01100000 0 0x31000>, <0 0x01300000 0 0x50000>; > > - reg-names = "llcc_base", "llcc_broadcast_base"; > > Once property was made required, you cannot remove it. What if other > bindings user depends on it? > > Please instead keep/update the reg-names and/or mark it as deprecated. > It must stay in DTS for some time. > Fair enough. I will mark it as deprecated in binding and will keep it in dts. Thanks, Mani > Best regards, > Krzysztof >
On 13/12/2022 18:13, Manivannan Sadhasivam wrote: > On Tue, Dec 13, 2022 at 05:27:45PM +0100, Krzysztof Kozlowski wrote: >> On 12/12/2022 13:33, Manivannan Sadhasivam wrote: >>> The LLCC block has several banks each with a different base address >>> and holes in between. So it is not a correct approach to cover these >>> banks with a single offset/size. Instead, the individual bank's base >>> address needs to be specified in devicetree with the exact size. >>> >>> Also, let's get rid of reg-names property as it is not needed anymore. >>> The driver is expected to parse the reg field based on index to get the >>> addresses of each LLCC banks. >>> >>> Cc: <stable@vger.kernel.org> # 5.4 >> >> No, you cannot backport it. You will break users. >> > > If the driver change gets backported, it will break users, isn't it? Whether driver change gets backported or not - all out of tree kernel users, other systems, firmwares/bootloaders are broken and backporting driver piece will not fix it. By this backport you mean that the change can go alone to v5.4 kernel (you did not write here dependency on other backport) and I wonder if v5.4 kernel works with this patch... > >>> Fixes: ba0411ddd133 ("arm64: dts: sdm845: Add device node for Last level cache controller") >>> Reported-by: Parikshit Pareek <quic_ppareek@quicinc.com> >>> Signed-off-by: Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org> >>> --- >>> arch/arm64/boot/dts/qcom/sdm845.dtsi | 5 +++-- >>> 1 file changed, 3 insertions(+), 2 deletions(-) >>> >>> diff --git a/arch/arm64/boot/dts/qcom/sdm845.dtsi b/arch/arm64/boot/dts/qcom/sdm845.dtsi >>> index 65032b94b46d..683b861e060d 100644 >>> --- a/arch/arm64/boot/dts/qcom/sdm845.dtsi >>> +++ b/arch/arm64/boot/dts/qcom/sdm845.dtsi >>> @@ -2132,8 +2132,9 @@ uart15: serial@a9c000 { >>> >>> llcc: system-cache-controller@1100000 { >>> compatible = "qcom,sdm845-llcc"; >>> - reg = <0 0x01100000 0 0x31000>, <0 0x01300000 0 0x50000>; >>> - reg-names = "llcc_base", "llcc_broadcast_base"; >> >> Once property was made required, you cannot remove it. What if other >> bindings user depends on it? >> >> Please instead keep/update the reg-names and/or mark it as deprecated. >> It must stay in DTS for some time. >> > > Fair enough. I will mark it as deprecated in binding and will keep it in dts. Best regards, Krzysztof
diff --git a/arch/arm64/boot/dts/qcom/sdm845.dtsi b/arch/arm64/boot/dts/qcom/sdm845.dtsi index 65032b94b46d..683b861e060d 100644 --- a/arch/arm64/boot/dts/qcom/sdm845.dtsi +++ b/arch/arm64/boot/dts/qcom/sdm845.dtsi @@ -2132,8 +2132,9 @@ uart15: serial@a9c000 { llcc: system-cache-controller@1100000 { compatible = "qcom,sdm845-llcc"; - reg = <0 0x01100000 0 0x31000>, <0 0x01300000 0 0x50000>; - reg-names = "llcc_base", "llcc_broadcast_base"; + reg = <0 0x01100000 0 0x50000>, <0 0x01180000 0 0x50000>, + <0 0x01200000 0 0x50000>, <0 0x01280000 0 0x50000>, + <0 0x01300000 0 0x50000>; interrupts = <GIC_SPI 582 IRQ_TYPE_LEVEL_HIGH>; };