From patchwork Wed Dec 7 13:53:51 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Bin Meng X-Patchwork-Id: 30859 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:adf:f944:0:0:0:0:0 with SMTP id q4csp197480wrr; Wed, 7 Dec 2022 06:01:27 -0800 (PST) X-Google-Smtp-Source: AA0mqf42V01bGdRP3Ot+7vfDD2GNMJy+cmnZ2Y2Ywg8E5yFNv8C+DXTpMA8NEf6A8kwfSXqsxxc3 X-Received: by 2002:a17:903:50c:b0:189:6de9:deb9 with SMTP id jn12-20020a170903050c00b001896de9deb9mr55368109plb.153.1670421687175; Wed, 07 Dec 2022 06:01:27 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1670421687; cv=none; d=google.com; s=arc-20160816; b=D/MCBIPkzLWM6YJ2ZSZRuI08uSRS/6Lzaf6tEwLGT5eH2jnWdu1kmGogQVYnuQurvT J0GdW9TgHJ5NoXzHYu49AJqlqiqke4MTCtx4ySUWsbyO9p1kzsW5KsppmDdJgsiJVs5X mNQq2dc9qgk7IARQIcWmJNeYlm4FfkFFOQXXM5Awo4j7B5XvPs+jRRaAV6clplwNHHSF 0WUZ7jfEaWD9yYfghgjH/6W7qdrp0NanKUloUATrR4twqv+aCjvRMZTQyA3k6zOtbb9L wyLEfQSj3I04IotEqYKWH4wQcdde8RgBVI1oQBbwQ+N2cQb0saUIZLvnHb/Fg83jj9PW l6tA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:feedback-id:content-transfer-encoding :mime-version:references:in-reply-to:message-id:date:subject:cc:to :from; bh=y02MrK+zGej3axV3FsF8wu3zeYmNOFZlTihZ+PXyelo=; b=sxyeeD5vzmz3vgKjXxfCeqCTqFb0y8XQTK82b/tS5GnzI7RdcNqI5e0iy+xWf9QWC4 vLwM6t5oMb4AgFwRrK+tVl7iBYXYplAcTuTsA7pkXsDClcnHZzvHIu1UwcYVaHMXZCHO pE9Z+NtTUBwyyg5jrVkonReicjg4WvyU9CmyNaaFuJ4idKr2QrVxyvou15liT6sohOXG OmCqSM5mYxG6rqaYsCELXoH1Q1NotgYSZkHZzfDxdoRenRY3ja9tQ9KBWnvD9vvON+JK fA7yPDm2g5hHFUQrEXvm8KLxisB+YDTb/L9sj1vOUXAyyfDDSOBdZomWGxlAGUcXsmo3 4e1A== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id j7-20020a170902da8700b00189abdd3fcbsi21098510plx.263.2022.12.07.06.01.12; Wed, 07 Dec 2022 06:01:27 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S229717AbiLGNyT (ORCPT + 99 others); Wed, 7 Dec 2022 08:54:19 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:50008 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229480AbiLGNyR (ORCPT ); Wed, 7 Dec 2022 08:54:17 -0500 Received: from bg4.exmail.qq.com (bg4.exmail.qq.com [43.155.67.158]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 7A51E4AF07; Wed, 7 Dec 2022 05:54:14 -0800 (PST) X-QQ-mid: bizesmtp74t1670421238tac3l1oe Received: from ubuntu.. ( [111.196.135.79]) by bizesmtp.qq.com (ESMTP) with id ; Wed, 07 Dec 2022 21:53:57 +0800 (CST) X-QQ-SSF: 01200000002000B0B000B00A0000000 X-QQ-FEAT: xwvWJGGFd7MwyO0I/Q6cO3SN87cXTA0Qqfh8HCCQSS6fqMBr/qkBzS+Hb4sLp RIF6DZbbbporXK5SG5F4L4GnHn3cPJgPb5h4J9lKGr5wkCAxIZIeU5807depEIkwOLe/Mvy w0fF2c1Xl1ux4LFQLywy9e9/clKPMiR6ZcYxicJ41cKAl3Xv6ZkiqQ6IruvUZk/stFlQJH8 iJdiwmmZOrFZdI9SL+AxAuRudDrkCSZ1BMsWKQjKaEPDbO972J8msrOerMwffpes+NXzixA M0hzvtwl06PkTeG8l2CIIQ8YzQIf4d5qZW2xX3RNckdIF9+X7lJdOdEAGAlDSChORGQtg0r FGahlUmropJkxzJ1wNuBcRJWrhJuK4yhfdO3fVCeNsWeoQ6Ohn9G58xYSpL8A== X-QQ-GoodBg: 0 From: Bin Meng To: linux-kernel@vger.kernel.org, linux-riscv@lists.infradead.org, linux-serial@vger.kernel.org Cc: Albert Ou , Greg Kroah-Hartman , Jiri Slaby , Palmer Dabbelt , Paul Walmsley Subject: [PATCH v2 2/3] riscv: Implement semihost.h for earlycon semihost driver Date: Wed, 7 Dec 2022 21:53:51 +0800 Message-Id: <20221207135352.592556-2-bmeng@tinylab.org> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20221207135352.592556-1-bmeng@tinylab.org> References: <20221207135352.592556-1-bmeng@tinylab.org> MIME-Version: 1.0 X-QQ-SENDSIZE: 520 Feedback-ID: bizesmtp:tinylab.org:qybglogicsvr:qybglogicsvr3 X-Spam-Status: No, score=-1.9 required=5.0 tests=BAYES_00,RCVD_IN_MSPIKE_H2, SPF_HELO_NONE,SPF_PASS autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1751564090732013859?= X-GMAIL-MSGID: =?utf-8?q?1751564090732013859?= Per RISC-V semihosting spec [1], implement semihost.h for the existing Arm semihosting earlycon driver to work on RISC-V. [1] https://github.com/riscv/riscv-semihosting-spec/blob/main/riscv-semihosting-spec.adoc Signed-off-by: Bin Meng --- Changes in v2: - Move the RISC-V implementation to semihost.h arch/riscv/include/asm/semihost.h | 19 +++++++++++++++++++ drivers/tty/serial/Kconfig | 2 +- 2 files changed, 20 insertions(+), 1 deletion(-) create mode 100644 arch/riscv/include/asm/semihost.h diff --git a/arch/riscv/include/asm/semihost.h b/arch/riscv/include/asm/semihost.h new file mode 100644 index 000000000000..886f21d7a476 --- /dev/null +++ b/arch/riscv/include/asm/semihost.h @@ -0,0 +1,19 @@ +/* SPDX-License-Identifier: GPL-2.0 */ +/* + * Copyright (C) 2022 tinylab.org + * Author: Bin Meng + */ + +static inline void smh_putc(struct uart_port *port, unsigned char c) +{ + asm volatile("addi a1, %0, 0\n" + "addi a0, zero, 3\n" + ".balign 16\n" + ".option push\n" + ".option norvc\n" + "slli zero, zero, 0x1f\n" + "ebreak\n" + "srai zero, zero, 0x7\n" + ".option pop\n" + : : "r" (&c) : "a0", "a1", "memory"); +} diff --git a/drivers/tty/serial/Kconfig b/drivers/tty/serial/Kconfig index 434f83168546..e94d1265151c 100644 --- a/drivers/tty/serial/Kconfig +++ b/drivers/tty/serial/Kconfig @@ -75,7 +75,7 @@ config SERIAL_AMBA_PL011_CONSOLE config SERIAL_EARLYCON_ARM_SEMIHOST bool "Early console using ARM semihosting" - depends on ARM64 || ARM + depends on ARM64 || ARM || RISCV select SERIAL_CORE select SERIAL_CORE_CONSOLE select SERIAL_EARLYCON