From patchwork Tue Dec 6 06:45:35 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: =?utf-8?b?WXVuZmVpIERvbmcgKOiRo+S6kemjnik=?= X-Patchwork-Id: 30104 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:adf:f944:0:0:0:0:0 with SMTP id q4csp2666643wrr; Mon, 5 Dec 2022 22:53:32 -0800 (PST) X-Google-Smtp-Source: AA0mqf5a1/wJjhKswljLFIiVCaQq89qD9oYPCI3rP2uqg7thTwcJ5Z3gjb5y6XXGatiuuwDuC26D X-Received: by 2002:a17:90a:5998:b0:219:d33d:4689 with SMTP id l24-20020a17090a599800b00219d33d4689mr9168309pji.233.1670309611792; Mon, 05 Dec 2022 22:53:31 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1670309611; cv=none; d=google.com; s=arc-20160816; b=ev0sYC4EG9DfVZ2goUUkUw3jAn3B29SfWDWaYUhn1Npx2HwEL49bGjDSMi8Yn0iWB3 40LAByxT3z83XRyfOwqM4lF/fJ4EbvIcnE3wtOO3RJQUhDLN9e6hhU1TEcz7WIaGIrsJ d7K6bCWkygrmLnywm2j/+aAk2xZrpdyoMfQUN1H2jTet1ZtN71Mv60dtIsbje6HQyLSt Nof8HdPSYiDVnUvDZVXE0KWVUo+ARw1B0W9fCBIEbkuyESFaY4P7Qdvl+hwIMzXwXWGR lNr9CLwN5OQExleyWs4lIvm9GGNd2r7RyGk1j9Ib3mS/Asw9aArBreuZXW5Nel4g5hdl ws6w== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=cr5Zs5cBIaAVrlM9snlYaXPA25Y+7yTCHfuXSnNyyIU=; b=HMnkByKe3QvWAeyhX704b0v63akS43VWhsBvuyEUXn6w9RmbdabG2VMOw5x1PRok5O 4kl2Hk/S8cbd4BqM19tGr5qXyC7TwiudlfmZots+GVRxeyLzc+k+wBbqKB3HejqFCW96 TrxtCQh+2K1eGA46xa5LqkQAH7tXuIEbjNmlWbuadVA6jusVeFbdmVI7FRHlFnX6pfFq vkGevl16yhKI9YCJlDPksz46UxHduGngsLO7vAPq27Pz504AgxHCByxoZ8yuJ0SaurhO XrxeuJLOhPCY1L5zq2+628zfz4xCIrLhC2t/dNPQashUoVRDuF99fzpkf4NeTg4uXFJm IXsQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@mediatek.com header.s=dk header.b=KvJLwr76; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=mediatek.com Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id g11-20020a63110b000000b0047828a3fc2fsi16137300pgl.306.2022.12.05.22.53.18; Mon, 05 Dec 2022 22:53:31 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@mediatek.com header.s=dk header.b=KvJLwr76; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=mediatek.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S234032AbiLFGpv (ORCPT + 99 others); Tue, 6 Dec 2022 01:45:51 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:36746 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S231213AbiLFGpr (ORCPT ); Tue, 6 Dec 2022 01:45:47 -0500 Received: from mailgw01.mediatek.com (unknown [60.244.123.138]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 7336C5FE3; Mon, 5 Dec 2022 22:45:46 -0800 (PST) X-UUID: 891f81e30dee4e72a67bf62de6621356-20221206 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=mediatek.com; s=dk; h=Content-Type:Content-Transfer-Encoding:MIME-Version:References:In-Reply-To:Message-ID:Date:Subject:CC:To:From; bh=cr5Zs5cBIaAVrlM9snlYaXPA25Y+7yTCHfuXSnNyyIU=; b=KvJLwr76ezhThRQNGF3awas9BbZSh6Mdp4R5xlPsiKoDOeTjtV0VXWETvc3M7Ggjsb15xtOmy4D4MyDDgDsm4LO05mI500fAXJxhhU1kvCrNHutnaOa/qvkPsVe4pQAxK7L2tpnsgYVYqkcPsgulHjfFnmtxsW/Mk/ty2Q77vco=; X-CID-P-RULE: Release_Ham X-CID-O-INFO: VERSION:1.1.14,REQID:f62fba30-cd7a-42fd-9ce0-d6e7811c4a6b,IP:0,U RL:0,TC:0,Content:0,EDM:0,RT:0,SF:95,FILE:0,BULK:0,RULE:Release_Ham,ACTION :release,TS:95 X-CID-INFO: VERSION:1.1.14,REQID:f62fba30-cd7a-42fd-9ce0-d6e7811c4a6b,IP:0,URL :0,TC:0,Content:0,EDM:0,RT:0,SF:95,FILE:0,BULK:0,RULE:Spam_GS981B3D,ACTION :quarantine,TS:95 X-CID-META: VersionHash:dcaaed0,CLOUDID:6aacaa16-b863-49f8-8228-cbdfeedd1fa4,B ulkID:221206144542GX7WMR44,BulkQuantity:0,Recheck:0,SF:38|28|17|19|48,TC:n il,Content:0,EDM:-3,IP:nil,URL:0,File:nil,Bulk:nil,QS:nil,BEC:nil,COL:0 X-UUID: 891f81e30dee4e72a67bf62de6621356-20221206 Received: from mtkcas10.mediatek.inc [(172.21.101.39)] by mailgw01.mediatek.com (envelope-from ) (Generic MTA with TLSv1.2 ECDHE-RSA-AES256-SHA384 256/256) with ESMTP id 1027429669; Tue, 06 Dec 2022 14:45:41 +0800 Received: from mtkmbs11n2.mediatek.inc (172.21.101.187) by mtkmbs13n1.mediatek.inc (172.21.101.193) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.792.15; Tue, 6 Dec 2022 14:45:40 +0800 Received: from localhost.localdomain (10.17.3.154) by mtkmbs11n2.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.2.792.15 via Frontend Transport; Tue, 6 Dec 2022 14:45:38 +0800 From: Yunfei Dong To: Yunfei Dong , Rob Herring , Chen-Yu Tsai , Hans Verkuil , AngeloGioacchino Del Regno , Benjamin Gaignard CC: Mauro Carvalho Chehab , Matthias Brugger , Hsin-Yi Wang , Daniel Vetter , Steve Cho , , , , , , Subject: [PATCH v5,2/3] media: dt-bindings: media: mediatek: vcodec: Change the max reg value to 2 Date: Tue, 6 Dec 2022 14:45:35 +0800 Message-ID: <20221206064536.16592-2-yunfei.dong@mediatek.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20221206064536.16592-1-yunfei.dong@mediatek.com> References: <20221206064536.16592-1-yunfei.dong@mediatek.com> MIME-Version: 1.0 X-MTK: N X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_MSPIKE_H2,SPF_HELO_PASS, SPF_PASS,UNPARSEABLE_RELAY autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1751446571574282419?= X-GMAIL-MSGID: =?utf-8?q?1751446571574282419?= Need to add racing control register base in device node for mt8195 support inner racing mode. Changing the max reg value from 1 to 2. Adding the description for VDEC_SYS and VDEC_MISC. Signed-off-by: Yunfei Dong Acked-by: Rob Herring Reviewed-by: AngeloGioacchino Del Regno --- .../bindings/media/mediatek,vcodec-subdev-decoder.yaml | 6 +++++- 1 file changed, 5 insertions(+), 1 deletion(-) diff --git a/Documentation/devicetree/bindings/media/mediatek,vcodec-subdev-decoder.yaml b/Documentation/devicetree/bindings/media/mediatek,vcodec-subdev-decoder.yaml index c56af1c1d9db..30917b66d62d 100644 --- a/Documentation/devicetree/bindings/media/mediatek,vcodec-subdev-decoder.yaml +++ b/Documentation/devicetree/bindings/media/mediatek,vcodec-subdev-decoder.yaml @@ -61,7 +61,10 @@ properties: - mediatek,mt8195-vcodec-dec reg: - maxItems: 1 + minItems: 1 + items: + - description: VDEC_SYS register space + - description: VDEC_RACING_CTRL register space iommus: minItems: 1 @@ -98,6 +101,7 @@ patternProperties: reg: maxItems: 1 + description: VDEC_MISC register space interrupts: maxItems: 1