From patchwork Fri Dec 2 03:44:49 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: =?utf-8?b?WXVuZmVpIERvbmcgKOiRo+S6kemjnik=?= X-Patchwork-Id: 28699 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:adf:f944:0:0:0:0:0 with SMTP id q4csp631827wrr; Thu, 1 Dec 2022 19:57:26 -0800 (PST) X-Google-Smtp-Source: AA0mqf6wKB+QZ+Dycjwf+nqRfuLuo7dWGMcqZ9TMNIoP7E32zcRfsoNfqVhhDuVRHPcgOOoVhIwx X-Received: by 2002:a63:fa49:0:b0:476:f92f:885b with SMTP id g9-20020a63fa49000000b00476f92f885bmr50516896pgk.31.1669953445952; Thu, 01 Dec 2022 19:57:25 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1669953445; cv=none; d=google.com; s=arc-20160816; b=mNZpTTD8Of6O/zssW8NpCNS5HWlYL35YvklLHV2DmNXtYAk3eYCQ+hW32O7mx2Xhia wIDviSOh2xAaO3J2tpreg4EFjo78dsKLlM3H327j1Ux+Krsb5skwY5+VnhmhIstOqsRQ Y0vvOhUPrU6tt5ENI306Ma+ZFcyZTkSVthKYjn+YZgYI8mfiBLMthkqZ4xxA4Mlp68Rb kh1OYQrYFbAClyGqHfXXjYXsRGyGTP1MdLo0v+b2e5XoII5Uf3lpVmgp3AEtqBLlNGA5 9LZiGb+T7Esr424vcWlkGNYPY82mN2jVe/wSNa4mf0DRkXYMqmSIvERd16oI+cqwAwI/ uffQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=4vZnZiRiuzvJXiBOwiquPZDeka/mensDAmVnj/q79Rk=; b=u1VDoJKCSY1B3qvxhqCa/Q7y8ThQECb1/aECAIjzovtixgVNpYuqY2dBMfyZ5cnbPG qIDVXMHUaF2UzYl63xkSczkG8gBj32hD9L0SUD3ny8blQzKpKlEOsnw8zdJIIrUFBcWk tQceIvlveF1eU1RWbqL3arjhjIvQEUNwAB1MyoKQLTpORzcsXwh97lb42sOZ5nTJGOTH lAf1rX1mnJAmyXTwsEZTTMplJpl7ZJValGnmZkNQH+NMnymxsLTcgORIF2fra3vWo8Kx 1LD3wgAEMai7i8D1+XJmMuDH0SFrvdWMrhB/wxX1GdIbULieHFYI7EwgJOcH7jA3ZKQO 8Glw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@mediatek.com header.s=dk header.b=hDR0N7qo; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=mediatek.com Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id f7-20020a636a07000000b0046f71a7292dsi5839460pgc.384.2022.12.01.19.57.11; Thu, 01 Dec 2022 19:57:25 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@mediatek.com header.s=dk header.b=hDR0N7qo; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=mediatek.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S232304AbiLBDpL (ORCPT + 99 others); Thu, 1 Dec 2022 22:45:11 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:34070 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S232039AbiLBDpH (ORCPT ); Thu, 1 Dec 2022 22:45:07 -0500 Received: from mailgw02.mediatek.com (unknown [210.61.82.184]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 98F99837C8; Thu, 1 Dec 2022 19:45:02 -0800 (PST) X-UUID: 4c94e77e445c486e96e1314b5299acd1-20221202 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=mediatek.com; s=dk; h=Content-Type:Content-Transfer-Encoding:MIME-Version:References:In-Reply-To:Message-ID:Date:Subject:CC:To:From; bh=4vZnZiRiuzvJXiBOwiquPZDeka/mensDAmVnj/q79Rk=; b=hDR0N7qoL3bwF/ziHWnRhvD7px5iRMdePQwoD9dH/CWhKEzm9ymkaV+p5SE+OIhXNu0Ox8lG2efGCrDgwxR/rTN32BM4B8ibQ+N7F/+Wq4GUdua+fvwiya/llWtLy484duvCrswH4lx8esix9A8+hcSoFdkSDvStr1bsGtWLv5g=; X-CID-P-RULE: Release_Ham X-CID-O-INFO: VERSION:1.1.14,REQID:3f6936e4-cd20-4697-b332-2a0a5ce908be,IP:0,U RL:0,TC:0,Content:0,EDM:0,RT:0,SF:0,FILE:0,BULK:0,RULE:Release_Ham,ACTION: release,TS:0 X-CID-META: VersionHash:dcaaed0,CLOUDID:42c47330-2938-482e-aafd-98d66723b8a9,B ulkID:nil,BulkQuantity:0,Recheck:0,SF:102,TC:nil,Content:0,EDM:-3,IP:nil,U RL:0,File:nil,Bulk:nil,QS:nil,BEC:nil,COL:0 X-UUID: 4c94e77e445c486e96e1314b5299acd1-20221202 Received: from mtkexhb02.mediatek.inc [(172.21.101.103)] by mailgw02.mediatek.com (envelope-from ) (Generic MTA with TLSv1.2 ECDHE-RSA-AES256-SHA384 256/256) with ESMTP id 1778597915; Fri, 02 Dec 2022 11:44:55 +0800 Received: from mtkmbs11n2.mediatek.inc (172.21.101.187) by mtkmbs11n2.mediatek.inc (172.21.101.187) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.792.15; Fri, 2 Dec 2022 11:44:54 +0800 Received: from localhost.localdomain (10.17.3.154) by mtkmbs11n2.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.2.792.15 via Frontend Transport; Fri, 2 Dec 2022 11:44:53 +0800 From: Yunfei Dong To: Yunfei Dong , Rob Herring , Chen-Yu Tsai , Hans Verkuil , AngeloGioacchino Del Regno , Benjamin Gaignard , Tiffany Lin CC: Mauro Carvalho Chehab , Matthias Brugger , Hsin-Yi Wang , Daniel Vetter , Steve Cho , , , , , , Subject: [PATCH v4,2/3] media: dt-bindings: media: mediatek: vcodec: Change the max reg value to 2 Date: Fri, 2 Dec 2022 11:44:49 +0800 Message-ID: <20221202034450.3808-2-yunfei.dong@mediatek.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20221202034450.3808-1-yunfei.dong@mediatek.com> References: <20221202034450.3808-1-yunfei.dong@mediatek.com> MIME-Version: 1.0 X-MTK: N X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_MSPIKE_H2,SPF_HELO_PASS, T_SPF_TEMPERROR,UNPARSEABLE_RELAY autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1751073104479712449?= X-GMAIL-MSGID: =?utf-8?q?1751073104479712449?= Need to add racing control register base in device node for mt8195 support inner racing mode. Changing the max reg value from 1 to 2. Adding the description for VDEC_SYS and VDEC_MISC. Signed-off-by: Yunfei Dong Acked-by: Rob Herring Reviewed-by: AngeloGioacchino Del Regno --- .../bindings/media/mediatek,vcodec-subdev-decoder.yaml | 6 +++++- 1 file changed, 5 insertions(+), 1 deletion(-) diff --git a/Documentation/devicetree/bindings/media/mediatek,vcodec-subdev-decoder.yaml b/Documentation/devicetree/bindings/media/mediatek,vcodec-subdev-decoder.yaml index a08b2c814f40..fffed7f515ae 100644 --- a/Documentation/devicetree/bindings/media/mediatek,vcodec-subdev-decoder.yaml +++ b/Documentation/devicetree/bindings/media/mediatek,vcodec-subdev-decoder.yaml @@ -61,7 +61,10 @@ properties: - mediatek,mt8195-vcodec-dec reg: - maxItems: 1 + minItems: 1 + items: + - description: VDEC_SYS register space + - description: VDEC_RACING_CTRL register space iommus: minItems: 1 @@ -98,6 +101,7 @@ patternProperties: reg: maxItems: 1 + description: VDEC_MISC register space interrupts: maxItems: 1