From patchwork Mon Nov 28 14:29:10 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Hector Martin X-Patchwork-Id: 26803 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:adf:f944:0:0:0:0:0 with SMTP id q4csp5709520wrr; Mon, 28 Nov 2022 06:30:38 -0800 (PST) X-Google-Smtp-Source: AA0mqf4St6oTpH6xgu4AIR1dESxM72097S9o0L2Q0wV2uya3UTN3sToj6ar+cydH+eXYQr2eB3x8 X-Received: by 2002:a63:4246:0:b0:477:98cc:3d01 with SMTP id p67-20020a634246000000b0047798cc3d01mr25763584pga.505.1669645838523; Mon, 28 Nov 2022 06:30:38 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1669645838; cv=none; d=google.com; s=arc-20160816; b=0CehhRBaa7OcW+9Se+G5yaNml/q0XRHyg1daAiKNd7s8Y/cl5UgCcU6L+5hFu2auA+ qXEfmS3FDqyL8XIkkz28zq2tqAXKT41GMRF0ykGP7dtA2GXE1oRSCk0T/34qaJSysPCY NLBDBI08twWYRv7dV9BPNpJsj6eXp/xTqY8kw5/UebU90wENdHCkDbKLo/1YEvNoi5xp VTOZXBSaCruCkNPIdtOCuG9NgAsxv4aRb4gtkB6KV+eelNyCanXXKtUtN+jsXTmGVCD6 rCvgIYwhpzTZ8A8o+IAuzDjAEfndy+48OEvhxRXf1JRALkVMAO2wgL1csIbqgARrsXQt 4lPg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=bSOx6HwedqtkIRLrma4eyVtYqTK5hX3AQfenkxgHadQ=; b=Y4+cd0sL9GApgYcMvJQTWVTs0IvezFZTsIHpJyNVQ2EOEa4b26b4ldXR9fs7y0Q9bL UEm5+A5NwkF9MhWSPnqLgXvQBrqq9mm0fCedXnnpdrOofeDTu9Qb8W3v4EHNgj0BTtEe sTilkITS571j91wRzQRQrCSrAvyDJCnZ+6BsludB7WGl1qAP1jugfefcwFzWSyqolobJ ZRiG6Hee6z8lBaC8YZqBGdvjABb9/R3tX8edJJxXB/X3GHkadW1DcFcX/IqGvwRqU4Eo jhVxj+5dOTbr0lOfPpDaLBC/H79z+aRh7uUwpuxoVqg0gd8xBFDS2c3xUiNPkoiwBAqd 9zMw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@marcan.st header.s=default header.b=Von0MhmP; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=marcan.st Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id o9-20020a62cd09000000b00546ce9189b1si11623405pfg.65.2022.11.28.06.30.23; Mon, 28 Nov 2022 06:30:38 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@marcan.st header.s=default header.b=Von0MhmP; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=marcan.st Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S232579AbiK1O3w (ORCPT + 99 others); Mon, 28 Nov 2022 09:29:52 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:51430 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S232535AbiK1O3f (ORCPT ); Mon, 28 Nov 2022 09:29:35 -0500 Received: from mail.marcansoft.com (marcansoft.com [212.63.210.85]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 44F1B22503; Mon, 28 Nov 2022 06:29:32 -0800 (PST) Received: from [127.0.0.1] (localhost [127.0.0.1]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature RSA-PSS (4096 bits) server-digest SHA256) (No client certificate requested) (Authenticated sender: sendonly@marcansoft.com) by mail.marcansoft.com (Postfix) with ESMTPSA id 6BABC41F4A; Mon, 28 Nov 2022 14:29:26 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=marcan.st; s=default; t=1669645770; bh=ZjlR4kP5lVlH6ae1l9tl2In7/rCadhjHVu/7ZfsAgu0=; h=From:To:Cc:Subject:Date:In-Reply-To:References; b=Von0MhmPHSu99+yjBWuB7nUZrwtyrp4us8zvyS6u/j8i//aFdglkh6O+tLOYvpnMO Xv23z666dhfgSrj+uoRZ85b6+BzdVQwE7/PwBVxisvC0/6fzP/4UHcLcn8/1AwYcqa eEMlIfn5OqIkInjRJtRbjkVyLRPwiy13Jaw6r+9vueFtF5jLnUMjacFVBvQiF1VeJy DmIgPbFs0m+EjnkMH6dWvnv2CHnQyHBANivs8+pQ9KkZvkW3yJL/qPl5ceT30wb9M2 yPqhmaS6RMM1l/YrDXumpEFgnAWqRFBAtoO21GUVXscLDVrHDXSPgpn8T3JQk6LWQD KHpekb+Y1lTKg== From: Hector Martin To: "Rafael J. Wysocki" , Viresh Kumar , Matthias Brugger Cc: Hector Martin , Sven Peter , Alyssa Rosenzweig , Rob Herring , Krzysztof Kozlowski , Stephen Boyd , Ulf Hansson , Marc Zyngier , Mark Kettenis , asahi@lists.linux.dev, linux-arm-kernel@lists.infradead.org, linux-pm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Subject: [PATCH v5 2/4] dt-bindings: cpufreq: apple,soc-cpufreq: Add binding for Apple SoC cpufreq Date: Mon, 28 Nov 2022 23:29:10 +0900 Message-Id: <20221128142912.16022-3-marcan@marcan.st> X-Mailer: git-send-email 2.35.1 In-Reply-To: <20221128142912.16022-1-marcan@marcan.st> References: <20221128142912.16022-1-marcan@marcan.st> MIME-Version: 1.0 X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,SPF_HELO_NONE,SPF_PASS autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1750750555107702028?= X-GMAIL-MSGID: =?utf-8?q?1750750555107702028?= This binding represents the cpufreq/DVFS hardware present in Apple SoCs. The hardware has an independent controller per CPU cluster, and we represent them as unique nodes in order to accurately describe the hardware. The driver is responsible for binding them as a single cpufreq device (in the Linux cpufreq model). Acked-by: Marc Zyngier Signed-off-by: Hector Martin Reviewed-by: Krzysztof Kozlowski Reviewed-by: Rob Herring --- .../cpufreq/apple,cluster-cpufreq.yaml | 117 ++++++++++++++++++ 1 file changed, 117 insertions(+) create mode 100644 Documentation/devicetree/bindings/cpufreq/apple,cluster-cpufreq.yaml diff --git a/Documentation/devicetree/bindings/cpufreq/apple,cluster-cpufreq.yaml b/Documentation/devicetree/bindings/cpufreq/apple,cluster-cpufreq.yaml new file mode 100644 index 000000000000..76cb9726660e --- /dev/null +++ b/Documentation/devicetree/bindings/cpufreq/apple,cluster-cpufreq.yaml @@ -0,0 +1,117 @@ +# SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/cpufreq/apple,cluster-cpufreq.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Apple SoC cluster cpufreq device + +maintainers: + - Hector Martin + +description: | + Apple SoCs (e.g. M1) have a per-cpu-cluster DVFS controller that is part of + the cluster management register block. This binding uses the standard + operating-points-v2 table to define the CPU performance states, with the + opp-level property specifying the hardware p-state index for that level. + +properties: + compatible: + oneOf: + - items: + - enum: + - apple,t8103-cluster-cpufreq + - apple,t8112-cluster-cpufreq + - const: apple,cluster-cpufreq + - items: + - const: apple,t6000-cluster-cpufreq + - const: apple,t8103-cluster-cpufreq + - const: apple,cluster-cpufreq + + reg: + maxItems: 1 + + '#performance-domain-cells': + const: 0 + +required: + - compatible + - reg + - '#performance-domain-cells' + +additionalProperties: false + +examples: + - | + // This example shows a single CPU per domain and 2 domains, + // with two p-states per domain. + // Shipping hardware has 2-4 CPUs per domain and 2-6 domains. + cpus { + #address-cells = <2>; + #size-cells = <0>; + + cpu@0 { + compatible = "apple,icestorm"; + device_type = "cpu"; + reg = <0x0 0x0>; + operating-points-v2 = <&ecluster_opp>; + performance-domains = <&cpufreq_e>; + }; + + cpu@10100 { + compatible = "apple,firestorm"; + device_type = "cpu"; + reg = <0x0 0x10100>; + operating-points-v2 = <&pcluster_opp>; + performance-domains = <&cpufreq_p>; + }; + }; + + ecluster_opp: opp-table-0 { + compatible = "operating-points-v2"; + opp-shared; + + opp01 { + opp-hz = /bits/ 64 <600000000>; + opp-level = <1>; + clock-latency-ns = <7500>; + }; + opp02 { + opp-hz = /bits/ 64 <972000000>; + opp-level = <2>; + clock-latency-ns = <22000>; + }; + }; + + pcluster_opp: opp-table-1 { + compatible = "operating-points-v2"; + opp-shared; + + opp01 { + opp-hz = /bits/ 64 <600000000>; + opp-level = <1>; + clock-latency-ns = <8000>; + }; + opp02 { + opp-hz = /bits/ 64 <828000000>; + opp-level = <2>; + clock-latency-ns = <19000>; + }; + }; + + soc { + #address-cells = <2>; + #size-cells = <2>; + + cpufreq_e: performance-controller@210e20000 { + compatible = "apple,t8103-cluster-cpufreq", "apple,cluster-cpufreq"; + reg = <0x2 0x10e20000 0 0x1000>; + #performance-domain-cells = <0>; + }; + + cpufreq_p: performance-controller@211e20000 { + compatible = "apple,t8103-cluster-cpufreq", "apple,cluster-cpufreq"; + reg = <0x2 0x11e20000 0 0x1000>; + #performance-domain-cells = <0>; + }; + };